5秒后页面跳转
A80960MC-25 PDF预览

A80960MC-25

更新时间: 2024-11-08 23:26:51
品牌 Logo 应用领域
其他 - ETC 外围集成电路时钟
页数 文件大小 规格书
39页 393K
描述
MICROPROCESSOR|32-BIT|CMOS|PGA|132PIN|CERAMIC

A80960MC-25 数据手册

 浏览型号A80960MC-25的Datasheet PDF文件第2页浏览型号A80960MC-25的Datasheet PDF文件第3页浏览型号A80960MC-25的Datasheet PDF文件第4页浏览型号A80960MC-25的Datasheet PDF文件第5页浏览型号A80960MC-25的Datasheet PDF文件第6页浏览型号A80960MC-25的Datasheet PDF文件第7页 
80960MC  
EMBEDDED 32-BIT MICROPROCESSOR  
WITH INTEGRATED FLOATING-POINT UNIT  
AND MEMORY MANAGEMENT UNIT  
Commercial  
High-Performance Embedded Architecture  
On-Chip Memory Management Unit  
— 25 MIPS Burst Execution at 25 MHz  
— 9.4 MIPS* Sustained Execution at  
25 MHz  
— 4 Gbyte Virtual Address Space per  
Task  
— 4 Kbyte Pages with Supervisor/User  
Protection  
On-Chip Floating Point Unit  
Built-in Interrupt Controller  
— 32 Priority Levels  
— Supports IEEE 754 Floating Point  
Standard  
— Full Transcendental Support  
— Four 80-Bit Registers  
— 13.6 Million Whetstones/s  
(Single Precision) at 25 MHz  
— 248 Vectors  
— Supports M8259A  
— 3.4 µs Latency @ 25 MHz  
Easy to Use, High Bandwidth 32-Bit Bus  
— 66.7 Mbytes/s Burst  
512-Byte On-Chip Instruction Cache  
— Direct Mapped  
— Parallel Load/Decode for Uncached  
Instructions  
— Up to 16 Bytes Transferred per Burst  
Multitasking and Multiprocessor Support  
— Automatic Task dispatching  
— Prioritized Task Queues  
Multiple Register Sets  
— Sixteen Global 32-Bit Registers  
— Sixteen Local 32-Bit Registers  
— Four Local Register Sets Stored  
On-Chip (Sixteen 32-Bit Registers per  
Set)  
Advanced Package Technology  
— 132-Lead Ceramic Pin Grid Array  
— Register Scoreboarding  
FOUR  
80-BIT FP  
REGISTERS  
64- BY 32-BIT  
LOCAL  
REGISTER  
CACHE  
SIXTEEN  
32-BIT GLOBAL  
REGISTERS  
32-BIT  
INSTRUCTION  
MMU  
EXECUTION  
UNIT  
80-BIT  
FPU  
32-BIT  
BUS CONTROL  
LOGIC  
MICRO-  
INSTRUCTION  
SEQUENCER  
512-BYTE  
INSTRUCTION  
CACHE  
MICRO-  
INSTRUCTION  
ROM  
32-BIT  
BURST  
BUS  
INSTRUCTION  
FETCH UNIT  
INSTRUCTION  
DECODER  
Figure 1. The 80960MC Processor’s Highly Parallel Architecture  
© INTEL CORPORATION, 1997  
September, 1997  
Order Number: 273123-001  

与A80960MC-25相关器件

型号 品牌 获取价格 描述 数据表
A8096-90 INTEL

获取价格

Microcontroller, 16-Bit, 8096 CPU, 12MHz, CMOS, CPGA68
A8096BH ETC

获取价格

16-Bit Microcontroller
A8097 INTEL

获取价格

Microcontroller, 16-Bit, 8096 CPU, 12MHz, CMOS, CPGA68
A8097-90 INTEL

获取价格

Microcontroller, 16-Bit, 8096 CPU, 12MHz, CMOS, CPGA68
A8097BH ETC

获取价格

16-Bit Microcontroller
A8097BH-10 INTEL

获取价格

Microcontroller, 16-Bit, 8096 CPU, 10MHz, CMOS, CPGA68
A80-A150X TDK

获取价格

Surge Protection Circuit, ROHS COMPLIANT, PACKAGE-2
A80-A230X EPCOS

获取价格

2-Electrode-Arrester
A80-A230XSMD EPCOS

获取价格

2-Electrode-Arrester
A80-A250X TDK

获取价格

Surge Protection Circuit, ROHS COMPLIANT, PACKAGE-2