5秒后页面跳转
A43L0616BV-7UF PDF预览

A43L0616BV-7UF

更新时间: 2024-01-09 14:44:32
品牌 Logo 应用领域
联笙电子 - AMICC 存储内存集成电路光电二极管动态存储器时钟
页数 文件大小 规格书
45页 1276K
描述
512K X 16 Bit X 2 Banks Synchronous DRAM

A43L0616BV-7UF 技术参数

是否Rohs认证:符合生命周期:Contact Manufacturer
包装说明:TSOP2, TSOP50,.46,32Reach Compliance Code:unknown
风险等级:5.73Is Samacsys:N
访问模式:DUAL BANK PAGE BURST最长访问时间:6 ns
其他特性:AUTO/SELF REFRESH最大时钟频率 (fCLK):143 MHz
I/O 类型:COMMON交错的突发长度:1,2,4,8
JESD-30 代码:R-PDSO-G50长度:20.955 mm
内存密度:16777216 bit内存集成电路类型:SYNCHRONOUS DRAM
内存宽度:16功能数量:1
端口数量:1端子数量:50
字数:1048576 words字数代码:1000000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:1MX16
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TSOP2封装等效代码:TSOP50,.46,32
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE
电源:3.3 V认证状态:Not Qualified
刷新周期:2048座面最大高度:1.2 mm
自我刷新:Yes连续突发长度:1,2,4,8,FP
最大待机电流:0.0007 A子类别:DRAMs
最大压摆率:0.06 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.8 mm端子位置:DUAL
宽度:10.16 mmBase Number Matches:1

A43L0616BV-7UF 数据手册

 浏览型号A43L0616BV-7UF的Datasheet PDF文件第7页浏览型号A43L0616BV-7UF的Datasheet PDF文件第8页浏览型号A43L0616BV-7UF的Datasheet PDF文件第9页浏览型号A43L0616BV-7UF的Datasheet PDF文件第11页浏览型号A43L0616BV-7UF的Datasheet PDF文件第12页浏览型号A43L0616BV-7UF的Datasheet PDF文件第13页 
A43L0616B  
Simplified Truth Table  
Command  
CKEn-1 CKEn CS RAS  
DQM BA A10/ A9~A0  
Notes  
CAS  
L
WE  
L
AP  
Register  
Mode Register Set  
Auto Refresh  
1,2  
H
H
X
L
L
X
X
OP CODE  
3
3
3
Refresh  
H
L
L
L
L
L
H
H
X
X
Entry  
Self  
H
H
Refresh  
Exit  
L
H
X
X
X
H
L
X
L
X
H
X
H
3
4
Bank Active & Row Addr.  
H
V
V
Row Addr.  
Read &  
Column Addr.  
Auto Precharge Disable  
Auto Precharge Enable  
Auto Precharge Disable  
Auto Precharge Enable  
L
H
L
Column  
Addr.  
4
4,5  
4
H
X
L
H
L
H
X
Write &  
Column  
Addr.  
H
H
X
X
L
L
H
H
L
L
L
X
X
V
Column Addr.  
H
4,5  
6
Burst Stop  
Precharge  
H
X
Bank Selection  
Both Banks  
V
X
L
H
X
L
L
H
L
X
X
H
L
H
X
L
H
X
X
H
X
V
X
X
H
X
H
X
X
H
X
V
X
H
X
X
H
X
V
X
Entry  
H
L
L
H
L
X
X
X
Clock Suspend or  
Active Power Down  
X
X
Exit  
Entry  
H
H
L
Precharge Power Down Mode  
Exit  
L
H
H
H
X
X
V
X
H
DQM  
X
X
7
L
H
X
H
X
No Operation Command  
H
(V = Valid, X = Don’t Care, H = Logic High, L = Logic Low)  
Note : 1. OP Code : Operand Code  
A0~A10/AP,BA : Program keys. (@MRS)  
2. MRS can be issued only at both banks precharge state.  
A new command can be issued after 2 clock cycle of MRS.  
3. Auto refresh functions as same as CBR refresh of DRAM.  
The automatical precharge without Row precharge command is meant by “Auto”.  
Auto/Self refresh can be issued only at both precharge state.  
4. BA : Bank select address.  
If “Low” at read, write, Row active and precharge, bank A is selected.  
If “High” at read, write, Row active and precharge, bank B is selected.  
If A10/AP is “High” at Row precharge, BA is ignored and both banks are selected.  
5. During burst read or write with auto precharge, new read write command cannot be issued.  
Another bank read write command can be issued at every burst length.  
6. Burst stop command is valid at every burst length.  
7. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0),  
but makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2)  
PRELIMINARY (May, 2005, Version 0.0)  
9
AMIC Technology, Corp.  

与A43L0616BV-7UF相关器件

型号 品牌 描述 获取价格 数据表
A43L0616G-75I AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43L0616G-95I AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43L0616V-75I AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43L0616V-7I AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43L0616V-95I AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43L0632 AMICC 512K X 32 Bit X 2 Banks Synchronous DRAM

获取价格