Datasheet > A40MX04-3PLG84MX39

A40MX04-3PLG84MX39

更新时间： 2024-11-06 03:56:31

品牌	Logo	应用领域
ACTEL		栅
页数	文件大小	规格书
115页	2797K
描述
Field Programmable Gate Array, 547-Cell, CMOS, PQCC84,

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

A40MX04-3PLG84MX39 数据手册

浏览型号A40MX04-3PLG84MX39的Datasheet PDF文件第2页

浏览型号A40MX04-3PLG84MX39的Datasheet PDF文件第3页

浏览型号A40MX04-3PLG84MX39的Datasheet PDF文件第4页

浏览型号A40MX04-3PLG84MX39的Datasheet PDF文件第5页

浏览型号A40MX04-3PLG84MX39的Datasheet PDF文件第6页

浏览型号A40MX04-3PLG84MX39的Datasheet PDF文件第7页

5 . 1

40MX and 42MX FPGA Families

F e a t u r e s

H ig h C a p a c i t y

• Commercial, Military Temperature and MIL-STD-883

Ceramic Packages

• Single-Chip ASIC Alternative

• 3,000 to 54,000 System Gates

• QML Certification

• Up to 2.5 kbits Configurable Dual-Port SRAM

• Fast Wide-Decode Circuitry

• Ceramic Devices Available to DSCC SMD

E a s e o f I n t e g r a t io n

• Up to 202 User-Programmable I/O Pins

• Mixed Voltage Operation (5.0V or 3.3V I/O)

H ig h P e r f o r m a n c e

• 5.6 ns Clock-to-Out

• Synthesis-Friendly Architecture to Support ASIC Design

Methodologies

• 250 MHz Performance

• 5 ns Dual-Port SRAM Access

• 100 MHz FIFOs

• Up to 100% Resource Utilization and 100% Pin Fixing

• Deterministic, User-Controllable Timing

• Unique In-System Diagnostic and Verification Capability

with Silicon Explorer II

• 7.5 ns 35-Bit Address Decode

H iR e l F e a t u r e s

• Low Power Consumption

• Commercial, Industrial, and Military Temperature Plastic

Packages

• IEEE Standard 1149.1 (JTAG) Boundary Scan Testing

• 5.0V and 3.3V Programmable PCI-Compliant I/O

P r o d u c t P r o f i l e

Device

A40MX02

A40MX04

A42MX09

A42MX16

A42MX24

A42MX36

Capacity

System Gates

SRAM Bits

3,000

N/A

6,000

N/A

14,000

N/A

24,000

N/A

36,000

N/A

54,000

2,560

Logic Modules

Sequential

Combinatorial

Decode

—

295

—

547

—

348

336

N/A

624

608

N/A

954

912

1,230

1,184

Clock-to-Out

9.5 ns

5.6 ns

6.1 ns

6.3 ns

SRAM Modules

(64x4 or 32x8)

N/A

—

N/A

—

N/A

348

516

N/A

624

928

N/A

954

1,410

1,230

1,822

Dedicated Flip-Flops

Maximum Flip-Flops

Clocks

147

273

User I/O (Maximum)

PCI

104

140

176

Yes

202

Yes

Boundary Scan Test (BST)

Packages (by pin count)

PLCC

PQFP

VQFP

TQFP

CQFP

PBGA

44, 68

100

—

44, 68, 84

100, 160

100

176

—

160, 208

—

208, 240

—

208, 256

272

100

—

100, 160, 208

100

176

—

176

—

O c t o b e r 2 0 0 3

12 3 4 5 6 7...115

中文翻译

下载PDF

与A40MX04-3PLG84MX39相关器件

型号	品牌	获取价格	描述	数据表
A40MX04-3PLG84YC	MICROSEMI	获取价格	Field Programmable Gate Array
A40MX04-3PLG84YI	MICROSEMI	获取价格	FPGA
A40MX04-3PQ100	ETC	获取价格	Field Programmable Gate Array (FPGA)
A40MX04-3PQ100A	MICROSEMI	获取价格	40MX and 42MX FPGA Families
A40MX04-3PQ100B	MICROSEMI	获取价格	40MX and 42MX FPGA Families
A40MX04-3PQ100I	MICROSEMI	获取价格	40MX and 42MX FPGA Families
A40MX04-3PQ100IX39	ACTEL	获取价格	Field Programmable Gate Array, 547-Cell, CMOS, PQFP100
A40MX04-3PQ100IX79	MICROSEMI	获取价格	Field Programmable Gate Array, 547 CLBs, 6000 Gates, 109MHz, 547-Cell, CMOS, PQFP100, PLAS
A40MX04-3PQ100M	MICROSEMI	获取价格	40MX and 42MX FPGA Families
A40MX04-3PQ100MX39	ACTEL	获取价格	Field Programmable Gate Array, 547-Cell, CMOS, PQFP100,

与A40MX04-3PLG84MX39相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

10
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

A40MX04-3PLG84MX39

A40MX04-3PLG84MX39 数据手册

与A40MX04-3PLG84MX39相关器件

与A40MX04-3PLG84MX39相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

A40MX04-3PLG84MX39

A40MX04-3PLG84MX39 数据手册

与A40MX04-3PLG84MX39相关器件

与A40MX04-3PLG84MX39相关文章

您还可以找

您在本页遇到什么问题？