5秒后页面跳转
捷配首页

Datasheet > A3PE3000-2FFGG896
A3PE3000-2FFGG896 PDF预览

A3PE3000-2FFGG896

更新时间： 2024-11-10 15:45:47
品牌 Logo 应用领域
ACTEL 栅可编程逻辑
页数 文件大小 规格书
160页 1251K
描述
Field Programmable Gate Array, 3000000 Gates, CMOS, PBGA896, 1 MM PITCH, FBGA-896

阅读下载

中文翻译

获取价格

A3PE3000-2FFGG896 技术参数

是否Rohs认证：符合生命周期：Transferred
包装说明：1 MM PITCH, FBGA-896Reach Compliance Code：compliant
风险等级：5.76Is Samacsys：N
JESD-30 代码：S-PBGA-B896JESD-609代码：e1
长度：31 mm湿度敏感等级：3
等效关口数量：3000000端子数量：896
最高工作温度：70 °C最低工作温度：
组织：3000000 GATES封装主体材料：PLASTIC/EPOXY
封装代码：BGA封装形状：SQUARE
封装形式：GRID ARRAY峰值回流温度（摄氏度）：250
可编程逻辑类型：FIELD PROGRAMMABLE GATE ARRAY认证状态：Not Qualified
座面最大高度：2.44 mm最大供电电压：1.575 V
最小供电电压：1.425 V标称供电电压：1.5 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子面层：TIN SILVER COPPER
端子形式：BALL端子节距：1 mm
端子位置：BOTTOM处于峰值回流温度下的最长时间：40
宽度：31 mmBase Number Matches：1

A3PE3000-2FFGG896 数据手册

 浏览型号A3PE3000-2FFGG896的Datasheet PDF文件第2页浏览型号A3PE3000-2FFGG896的Datasheet PDF文件第3页浏览型号A3PE3000-2FFGG896的Datasheet PDF文件第4页浏览型号A3PE3000-2FFGG896的Datasheet PDF文件第5页浏览型号A3PE3000-2FFGG896的Datasheet PDF文件第6页浏览型号A3PE3000-2FFGG896的Datasheet PDF文件第7页 
Advanced v0.2  
™
ProASIC3E Flash Family FPGAs  
Pro (Professional) I/O  
Features and Benefits  
•
•
•
•
700 Mbps DDR, LVDS-Capable I/Os  
High Capacity  
1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation  
Bank-Selectable I/O Voltages – Up to 8 Banks per Chip  
Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /  
2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X, and LVCMOS  
2.5 V / 5.0 V Input  
Differential I/O Standards: LVPECL and LVDS  
Voltage-Referenced I/O Standards: GTL+ 2.5 V / 3.3 V,  
GTL 2.5 V / 3.3 V, HSTL Class 1 and 2, SSTL2 Class 1 and 2,  
SSTL3 Class 1 and 2  
•
•
•
600 k to 3 Million System Gates  
108 k to 504 kbits of True Dual-Port SRAM  
Up to 616 User I/Os  
Reprogrammable Flash Technology  
•
•
•
130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS  
Process  
•
•
•
Live-At-Power-Up Level 0 Support  
Single-Chip Solution  
Retains Programmed Design When Powered-Off  
•
•
•
•
•
•
•
•
I/O Registers on Input, Output, and Enable Paths  
Hot-Swappable I/Os  
Programmable Output Slew Rate and Drive Strength  
Programmable Input Delay, Weak Pull-Up/Down  
Schmitt-Trigger Option on Single-Ended Inputs  
Weak Pull-Up/Down  
On-Chip User Nonvolatile Memory  
•
1 kbit of FlashROM (FROM)  
Performance  
IEEE1149.1 (JTAG) Boundary-Scan Test  
Pin-Compatible Packages Across the ProASIC3E Family  
•
150+ MHz Internal System Performance with 3.3 V,  
66 MHz 64-bit PCI  
•
Up to 350 MHz External System Performance  
Clock Conditioning Circuit (CCC) and PLL  
•
•
Six CCC Blocks, Each with an Integrated PLL  
Flexible Phase Shift, Multiply/Divide, and Delay  
Capabilities  
In-System Programming (ISP) and Security  
•
Secure ISP Using On-Chip 128-Bit AES Decryption via  
JTAG (IEEE1532-compliant)  
FlashLock™ to Secure FPGA Contents  
•
Wide Input Frequency Range (1.5 MHz to 350 MHz)  
•
SRAMs and FIFOs  
Low Power  
•
Variable-Aspect Ratio 4,608-bit RAM Blocks (x1, x2, x4,  
•
•
•
1.5 V Core Voltage for Low Power  
x9, x18 Organizations Available)  
Support for 1.5-V-Only Systems  
Low-Impedance Flash Switches  
•
•
True Dual-Port SRAM (except x18)  
24 SRAM and FIFO Configurations with Synchronous  
Operation up to 350 MHz  
High-Performance Routing Hierarchy  
•
Programmable Embedded FIFO Control Logic  
•
•
•
•
•
Segmented, Hierarchical Routing and Clock Structure  
Ultra-Fast Local and Long-Line Network  
Enhanced High-Speed, Very Long-Line Network  
High-Performance, Low-Skew Global Network  
Architecture Supports Ultra-High Utilization  
Table 1 •  
ProASIC3E Product Family  
A3PE600  
600 k  
13,824  
108  
24  
A3PE1500  
A3PE3000  
System Gates  
1.5 M  
38,400  
270  
60  
1 k  
Yes  
6
3 M  
75,264  
504  
112  
1 k  
VersaTiles (D-Flip-Flops)  
RAM kbits (1,024 bits)  
4,608 Bit Blocks  
FlashROM (FROM) Bits  
Secure (AES) ISP  
1 k  
Yes  
Yes  
6
1
6
CCCs with Integrated PLLs  
2
18  
18  
18  
VersaNet Globals  
I/O Banks  
8
8
8
Maximum User I/Os  
270  
439  
616  
Package Pins  
PQFP  
PQ208  
FG256, FG484  
PQ208  
FG484, FG676  
PQ208  
FG484, FG896  
FBGA  
Notes:  
1. The PQ208 package has six CCCs and two PLLs.  
2. Six chip (main) and three quadrant global networks are available.  
3. For devices supporting lower densities, refer to the ProASIC3 Flash FPGAs datasheet.  
January 2005  
i
© 2005 Actel Corporation  
See Actel’s website for the latest version of the datasheet.  
1234567...160

中文翻译

下载PDF

与A3PE3000-2FFGG896相关器件

型号 品牌 获取价格 描述 数据表
A3PE3000-2FG100 MICROSEMI

获取价格

 		ProASIC3E Flash Family FPGAs with Optional Soft ARM Support
A3PE3000-2FG100ES MICROSEMI

获取价格

 		ProASIC3E Flash Family FPGAs with Optional Soft ARM Support
A3PE3000-2FG100I MICROSEMI

获取价格

 		ProASIC3E Flash Family FPGAs with Optional Soft ARM Support
A3PE3000-2FG100PP MICROSEMI

获取价格

 		ProASIC3E Flash Family FPGAs with Optional Soft ARM Support
A3PE3000-2FG100Y MICROSEMI

获取价格

 		ProASIC3E Flash Family FPGAs with Optional Soft ARM Support
A3PE3000-2FG100YES MICROSEMI

获取价格

 		ProASIC3E Flash Family FPGAs with Optional Soft ARM Support
A3PE3000-2FG100YI MICROSEMI

获取价格

 		ProASIC3E Flash Family FPGAs with Optional Soft ARM Support
A3PE3000-2FG100YPP MICROSEMI

获取价格

 		ProASIC3E Flash Family FPGAs with Optional Soft ARM Support
A3PE3000-2FG208 MICROSEMI

获取价格

 		ProASIC3E Flash Family FPGAs with Optional Soft ARM Support
A3PE3000-2FG208ES MICROSEMI

获取价格

 		ProASIC3E Flash Family FPGAs with Optional Soft ARM Support

与A3PE3000-2FFGG896相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证