Datasheet > A32400DX-1PQG240I

A32400DX-1PQG240I

更新时间： 2024-02-19 09:56:33

品牌	Logo	应用领域
ACTEL		栅可编程逻辑
页数	文件大小	规格书
22页	207K
描述
Field Programmable Gate Array, 2526 CLBs, 40000 Gates, CMOS, PQFP240, PLASTIC, QFP-240

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

A32400DX-1PQG240I 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
包装说明：	PLASTIC, QFP-240	Reach Compliance Code：	compliant
风险等级：	5.84	Is Samacsys：	N
JESD-30 代码：	S-PQFP-G240	JESD-609代码：	e3
长度：	32 mm	湿度敏感等级：	3
可配置逻辑块数量：	2526	等效关口数量：	40000
端子数量：	240	最高工作温度：	85 °C
最低工作温度：	-40 °C	组织：	2526 CLBS, 40000 GATES
封装主体材料：	PLASTIC/EPOXY	封装代码：	FQFP
封装形状：	SQUARE	封装形式：	FLATPACK, FINE PITCH
峰值回流温度（摄氏度）：	245	可编程逻辑类型：	FIELD PROGRAMMABLE GATE ARRAY
认证状态：	Not Qualified	座面最大高度：	4.1 mm
最大供电电压：	5.5 V	最小供电电压：	4.5 V
标称供电电压：	5 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	TIN	端子形式：	GULL WING
端子节距：	0.5 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	40	宽度：	32 mm
Base Number Matches：	1

A32400DX-1PQG240I 数据手册

浏览型号A32400DX-1PQG240I的Datasheet PDF文件第2页

浏览型号A32400DX-1PQG240I的Datasheet PDF文件第3页

浏览型号A32400DX-1PQG240I的Datasheet PDF文件第4页

浏览型号A32400DX-1PQG240I的Datasheet PDF文件第5页

浏览型号A32400DX-1PQG240I的Datasheet PDF文件第6页

浏览型号A32400DX-1PQG240I的Datasheet PDF文件第7页

P r e l i m i n a r y

3200DX Field Programmable Gate Arrays

– The System Logic Integrator^™Family

F e a t u r e s

G e n e r a l D e s c r i p t i o n

The 3200DX, the first device family in Actel’s Integrator™

Series, are the first FPGAs optimized for high-speed,

high-complexity system logic integration. Based on Actel’s

proprietary PLICE antifuse technology and state-of-the-art

0.6-micron double metal CMOS process, the 3200DX offers

a fine-grained, register-rich architecture with the industry’s

fastest embedded dual-port SRAM.

H ig h C a p a c it y

• Up to 40,000 logic gates

• Up to 4 Kbits dual-port SRAM

• Fast wide decode circuitry

• Up to 292 User-programmable I/O Pins

H ig h P e r fo r m a n c e

The 3200DX was designed to integrate high performance

system logic functions typically implemented in multiple

CPLDs, PALs, and FPGAs. The 3200DX is the first

programmable logic device to embed dual-port SRAM into

the programmable array. Offering 5 ns access time, the

3200DX provides the fastest embedded SRAM of any

programmable logic device on the market today. This

combination of fast, flexible SRAM blocks with a true

dual-port architecture, allows designers to implement

extremely fast SRAM functions such as FIFOs, LIFOs and

scratchpad memory. The large number of storage elements

can efficiently address applications requiring wide datapath

manipulation and transformation functions such as

telecommunications, networking, DSP and bus interfaces.

The control and decode functions typically implemented in

CPLDs can easily be integrated into the 3200DX by taking

advantage of the wide decode modules.

• 200 MHz datapath applications

• 5 ns Dual-Port SRAM

• 100 MHz FIFOs

• 7.5 ns 35-bit Address Decode

E a s e -o f-In t e g r a t io n

• JTAG 1149.1 Boundary Scan Testing

• Synthesis-friendly architecture supports ASIC design

methodologies

• 95–100% logic utilization using automatic Place and

Route Tools

• Deterministic, user-controllable timing via

DirectTime^™software tools

• Designer Series^™development tool support including

interfaces to popular design environments such as

Cadence, Escalade, Exemplar Logic, IST, Mentor

Graphics, Synopsys and Viewlogic

The 3200DX family is supported by Actel’s Designer Series

3.0 software which provides a seamless integration into any

ASIC design flow. The Designer Series development tools

offer automatic or fixed pin assignments, automatic

placement and routing (with optional manual placement),

• Pin compatible with 1200XL Family

P r o d u c t F a m i l y P r o f i l e

Device

A3265DX

A32100DX

A32140DX

A32200DX

A32300DX

A32400DX

Capacity

Logic Gates

Dual-Port SRAM Bits

6,500

N/A

10,000

2,048

14,000

N/A

20,000

2,560

30,000

3,072

40,000

4,096

Logic Modules

Sequential

Combinatorial

Decode

510

475

700

662

954

912

1,230

1,184

1,888

1,833

2,526

2,466

SRAM Modules (64x4 or 32x8)

N/A

Clocks

JTAG

126

Yes

156

Yes

176

Yes

206

Yes

254

Yes

292

User I/O

A u g u s t 1 9 9 5

12 3 4 5 6 7...22

下载PDF

与A32400DX-1PQG240I相关器件

型号	品牌	描述	获取价格	数据表
A32400DX-1RQ240C	ETC	Field Programmable Gate Array (FPGA)	获取价格
A32400DX-1RQ240I	ETC	Field Programmable Gate Array (FPGA)	获取价格
A32400DX-2BGG313I	ACTEL	Field Programmable Gate Array, 2526 CLBs, 40000 Gates, CMOS, PBGA313, BGA-313	获取价格
A32400DX-2PQG240C	ACTEL	Field Programmable Gate Array, 2526 CLBs, 40000 Gates, CMOS, PQFP240, PLASTIC, QFP-240	获取价格
A32400DX-2RQ240C	ETC	Field Programmable Gate Array (FPGA)	获取价格
A32400DX-2RQ240I	ETC	Field Programmable Gate Array (FPGA)	获取价格

产品中心

服务支持

精选活动

关于我们

帮助中心

A32400DX-1PQG240I

A32400DX-1PQG240I 技术参数

A32400DX-1PQG240I 数据手册

与A32400DX-1PQG240I相关器件

与A32400DX-1PQG240I相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

A32400DX-1PQG240I

A32400DX-1PQG240I 技术参数

A32400DX-1PQG240I 数据手册

与A32400DX-1PQG240I相关器件

与A32400DX-1PQG240I相关文章

您还可以找

您在本页遇到什么问题？