5秒后页面跳转
A29010-70F PDF预览

A29010-70F

更新时间: 2024-11-07 13:02:27
品牌 Logo 应用领域
联笙电子 - AMICC /
页数 文件大小 规格书
30页 289K
描述
暂无描述

A29010-70F 数据手册

 浏览型号A29010-70F的Datasheet PDF文件第2页浏览型号A29010-70F的Datasheet PDF文件第3页浏览型号A29010-70F的Datasheet PDF文件第4页浏览型号A29010-70F的Datasheet PDF文件第5页浏览型号A29010-70F的Datasheet PDF文件第6页浏览型号A29010-70F的Datasheet PDF文件第7页 
A29010 Series  
128K X 8 Bit CMOS 5.0 Volt-only,  
Uniform Sector Flash Memory  
Preliminary  
Features  
- Embedded Program algorithm automatically writes  
and verifies bytes at specified addresses  
nTypical 100,000 program/erase cycles per sector  
n20-year data retention at 125°C  
n5.0V ± 10% for read and write operations  
nAccess times:  
- 55/70/90 (max.)  
nCurrent:  
- 20 mA typical active read current  
- 30 mA typical program/erase current  
- 1 mA typical CMOS standby  
- Reliable operation for the life of the system  
nCompatible with JEDEC-standards  
- Pinout and software compatible with single-power-  
supply Flash memory standard  
- Superior inadvertent write protection  
nFlexible sector architecture  
- 32 KbyteX4 sectors  
- Any combination of sectors can be erased  
- Supports full chip erase  
- Sector protection:  
A hardware method of protecting sectors to prevent  
any inadvertent program or erase operations within  
that sector  
n
Polling and toggle bits  
- Provides a software method of detecting completion  
of program or erase operations  
Data  
nErase Suspend/Erase Resume  
- Suspends a sector erase operation to read data  
from, or program data to, a non-erasing sector, then  
resumes the erase operation  
nEmbedded Erase Algorithms  
- Embedded Erase algorithm will automatically erase  
the entire chip or any combination of designated  
sectors and verify the erased sectors  
nPackage options  
- 32-pin P-DIP, PLCC, or TSOP(Forward type)  
General Description  
The A29010 is a 5.0 volt-only Flash memory organized as  
131,072 bytes of 8 bits each. The 128 Kbytes of data are  
further divided into four sectors for flexible sector erase  
capability. The 8 bits of data appear on I/O0 - I/O7 while the  
addresses are input on A0 to A16. The A29010 is offered in  
32-pin PLCC, TSOP, and PDIP packages. This device is  
designed to be programmed in-system with the standard  
system 5.0 volt VCC supply. Additional 12.0 volt VPP is not  
required for in-system write or erase operations. However,  
the A29010 can also be programmed in standard EPROM  
programmers.  
The A29010 has the first toggle bit, I/O6, which indicates  
whether an Embedded Program or Erase is in progress, or it  
is in the Erase Suspend. Besides the I/O6 toggle bit, the  
A29010 has a second toggle bit, I/O2, to indicate whether the  
addressed sector is being selected for erase. The A29010  
also offers the ability to program in the Erase Suspend mode.  
The standard A29010 offers access times of 55, 70 and 90  
ns allowing high-speed microprocessors to operate without  
wait states. To eliminate bus contention the device has  
The device requires only a single 5.0 volt power supply for  
both read and write functions. Internally generated and  
regulated voltages are provided for the program and erase  
operations.  
The A29010 is entirely software command set compatible  
with the JEDEC single-power-supply Flash standard.  
Commands are written to the command register using  
standard microprocessor write timings. Register contents  
serve as input to an internal state-machine that controls the  
erase and programming circuitry. Write cycles also internally  
latch addresses and data needed for the programming and  
erase operations. Reading data out of the device is similar to  
reading from other Flash or EPROM devices.  
Device programming occurs by writing the proper program  
command sequence. This initiates the Embedded Program  
algorithm - an internal algorithm that automatically times the  
program pulse widths and verifies proper program margin.  
Device erasure occurs by executing the proper erase  
command sequence. This initiates the Embedded Erase  
algorithm  
-
an internal algorithm that automatically  
preprograms the array (if it is not already programmed)  
before executing the erase operation. During erase, the  
device automatically times the erase pulse widths and  
verifies proper erase margin.  
separate chip enable (  
), write enable (  
) and output  
WE  
CE  
enable (  
) controls.  
OE  
PRELIMINARY  
(August, 2001, Version 0.3)  
1
AMIC Technology, Inc.  

与A29010-70F相关器件

型号 品牌 获取价格 描述 数据表
A29010-90 AMICC

获取价格

128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory
A29010-90F AMICC

获取价格

Flash, 128KX8, 90ns, PDIP32, LEAD FREE, PLASTIC, DIP-32
A29010A-55F AMICC

获取价格

Flash, 128KX8, 55ns, PDIP32, DIP-32
A29010A-55UF AMICC

获取价格

Flash, 128KX8, 55ns, PDIP32, DIP-32
A29010AL-55UF AMICC

获取价格

Flash, 128KX8, 55ns, PQCC32, LCC-32
A29010AV-55UF AMICC

获取价格

Flash, 128KX8, 55ns, PDSO32, TSOP1-32
A29010B AMICC

获取价格

128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory
A29010B-55F AMICC

获取价格

128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory
A29010B-55UF AMICC

获取价格

128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory
A29010BL-55F AMICC

获取价格

128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory