5秒后页面跳转
A290011UL-70 PDF预览

A290011UL-70

更新时间: 2024-02-04 09:49:26
品牌 Logo 应用领域
联笙电子 - AMICC 闪存
页数 文件大小 规格书
32页 312K
描述
128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory

A290011UL-70 技术参数

是否Rohs认证: 符合生命周期:Contact Manufacturer
零件包装代码:QFJ包装说明:QCCJ, LDCC32,.5X.6
针数:32Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.51
风险等级:5.57最长访问时间:70 ns
其他特性:BOTTOM BOOT SECTOR启动块:BOTTOM
命令用户界面:YES数据轮询:YES
JESD-30 代码:R-PQCC-J32长度:13.97 mm
内存密度:1048576 bit内存集成电路类型:FLASH
内存宽度:8功能数量:1
部门数/规模:1,2,1,3端子数量:32
字数:131072 words字数代码:128000
工作模式:ASYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:128KX8
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC32,.5X.6封装形状:RECTANGULAR
封装形式:CHIP CARRIER并行/串行:PARALLEL
电源:5 V编程电压:5 V
认证状态:Not Qualified座面最大高度:3.4 mm
部门规模:8K,4K,16K,32K最大待机电流:0.000005 A
子类别:Flash Memories最大压摆率:0.04 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD切换位:YES
类型:NOR TYPE宽度:11.43 mm

A290011UL-70 数据手册

 浏览型号A290011UL-70的Datasheet PDF文件第7页浏览型号A290011UL-70的Datasheet PDF文件第8页浏览型号A290011UL-70的Datasheet PDF文件第9页浏览型号A290011UL-70的Datasheet PDF文件第11页浏览型号A290011UL-70的Datasheet PDF文件第12页浏览型号A290011UL-70的Datasheet PDF文件第13页 
A29001/A290011 Series  
Figure 3 illustrates the algorithm for the erase operation.  
Refer to the Erase/Program Operations tables in the "AC  
Characteristics" section for parameters, and to the Sector  
Erase Operations Timing diagram for timing waveforms.  
START  
Erase Suspend/Erase Resume Commands  
The Erase Suspend command allows the system to interrupt  
a sector erase operation and then read data from, or program  
data to, any sector not selected for erasure. This command is  
valid only during the sector erase operation, including the  
50ms time-out period during the sector erase command  
sequence. The Erase Suspend command is ignored if written  
during the chip erase operation or Embedded Program  
algorithm. Writing the Erase Suspend command during the  
Sector Erase time-out immediately terminates the time-out  
period and suspends the erase operation. Addresses are  
"don't cares" when writing the Erase Suspend command.  
When the Erase Suspend command is written during a  
sector erase operation, the device requires a maximum of  
20ms to suspend the erase operation. However, when the  
Erase Suspend command is written during the sector erase  
time-out, the device immediately terminates the time-out  
period and suspends the erase operation.  
Write Erase  
Command  
Sequence  
Data Poll  
from System  
Embedded  
Erase  
algorithm in  
progress  
No  
Data = FFh ?  
Yes  
After the erase operation has been suspended, the system  
can read array data from or program data to any sector not  
selected for erasure. (The device "erase suspends" all  
sectors selected for erasure.) Normal read and write timings  
and command definitions apply. Reading at any address  
within erase-suspended sectors produces status data on I/O7  
- I/O0. The system can use I/O7, or I/O6 and I/O2 together, to  
determine if a sector is actively erasing or is erase-  
suspended. See "Write Operation Status" for information on  
these status bits.  
Erasure Completed  
Note :  
1. See the appropriate Command Definitions table for erase  
command sequences.  
2. See "I/O3 : Sector Erase Timer" for more information.  
After an erase-suspended program operation is complete,  
the system can once again read array data within non-  
suspended sectors. The system can determine the status of  
the program operation using the I/O7 or I/O6 status bits, just  
as in the standard program operation. See "Write Operation  
Status" for more information.  
Figure 3. Erase Operation  
The system may also write the autoselect command  
sequence when the device is in the Erase Suspend mode.  
The device allows reading autoselect codes even at  
addresses within erasing sectors, since the codes are not  
stored in the memory array. When the device exits the  
autoselect mode, the device reverts to the Erase Suspend  
mode, and is ready for another valid operation. See  
"Autoselect Command Sequence" for more information.  
The system must write the Erase Resume command  
(address bits are "don't care") to exit the erase suspend  
mode and continue the sector erase operation. Further writes  
of the Resume command are ignored. Another Erase  
Suspend command can be written after the device has  
resumed erasing.  
PRELIMINARY  
(August, 2001, Version 0.3)  
10  
AMIC Technology, Inc.  

与A290011UL-70相关器件

型号 品牌 获取价格 描述 数据表
A290011UL-70F AMICC

获取价格

128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
A290011UL-70UF AMICC

获取价格

Flash, 128KX8, 70ns, PQCC32, LEAD FREE, PLASTIC, LCC-32
A290011UL-90 AMICC

获取价格

128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
A290011UL-90F AMICC

获取价格

128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
A290011UV-55 AMICC

获取价格

128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
A290011UV-55F AMICC

获取价格

128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
A290011UV-70 AMICC

获取价格

128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
A290011UV-70F AMICC

获取价格

128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
A290011UV-70UF AMICC

获取价格

128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
A290011UV-90 AMICC

获取价格

128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory