5秒后页面跳转
A2040A-08ST PDF预览

A2040A-08ST

更新时间: 2024-10-29 19:23:11
品牌 Logo 应用领域
PULSECORE 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
10页 458K
描述
PLL Based Clock Driver, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, SOIC-8

A2040A-08ST 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:SOIC-8Reach Compliance Code:unknown
风险等级:5.73输入调节:STANDARD
JESD-30 代码:R-PDSO-G8JESD-609代码:e0
长度:4.92 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:8实输出次数:1
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):NOT SPECIFIED认证状态:Not Qualified
座面最大高度:1.8 mm最大供电电压 (Vsup):3.7 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:TIN LEAD
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:3.95 mm最小 fmax:110 MHz
Base Number Matches:1

A2040A-08ST 数据手册

 浏览型号A2040A-08ST的Datasheet PDF文件第2页浏览型号A2040A-08ST的Datasheet PDF文件第3页浏览型号A2040A-08ST的Datasheet PDF文件第4页浏览型号A2040A-08ST的Datasheet PDF文件第5页浏览型号A2040A-08ST的Datasheet PDF文件第6页浏览型号A2040A-08ST的Datasheet PDF文件第7页 
October 2003  
rev 1.0  
P2040A  
LCD Panel EMI Reduction IC  
Features  
implemented in a proprietary all digital method.  
FCC approved method of EMI attenuation.  
The P2040A modulates the output of a single PLL in  
order to “spread” the bandwidth of a synthesized clock,  
and more importantly, decreases the peak amplitudes of  
its harmonics. This results in significantly lower system  
EMI compared to the typical narrow band signal produced  
by oscillators and most frequency generators. Lowering  
EMI by increasing a signal’s bandwidth is called ‘spread  
spectrum clock generation’.  
Provides up to 20dB of EMI suppression.  
Generates a low EMI spread spectrum clock of the  
input frequency.  
Input frequency range: 30MHz to 110MHz.  
Optimized for VGA, SVGA, and higher resolution  
XGA LCD Panels.  
Internal loop filter minimizes external components  
and board space.  
Six selectable high spread ranges up to ± 2%.  
Two selectable modulation rates.  
SSON# control pin for spread spectrum enable  
and disable options.  
Applications  
The P2040A is targeted towards digital flat panel  
applications for notebook PCs, palm-size PCs, office  
automation equipments and LCD monitors.  
Low cycle-to-cycle jitter.  
Wide operating range.  
16mA output drives.  
TTL or CMOS compatible outputs.  
Low power CMOS design.  
Supports most mobile graphic accelerator  
specifications.  
Products available for automotive temperature  
range. (Refer Spread Spectrum Range Selection  
Tables)  
Available in 8-pin SOIC and TSSOP.  
Product Description  
The P2040A is a versatile spread spectrum frequency  
modulator designed specifically for digital flat panel  
applications. The P2040A reduces electromagnetic  
interference (EMI) at the clock source, allowing system  
wide reduction of EMI of down stream clock and data  
dependent signals. The P2040A allows significant system  
cost savings by reducing the number of circuit board  
layers ferrite beads,  
shielding and other passive  
components that are traditionally required to pass EMI  
regulations.  
The P2040A uses the most efficient and optimized  
modulation profile approved by the FCC and is  
Alliance Semiconductor  
2575, Augustine Drive Santa Clara, CA Tel: 408.855.4900 Fax: 408.855.4999 www.alsc.com  
Notice: The information in this document is subject to change without notice.  

与A2040A-08ST相关器件

型号 品牌 获取价格 描述 数据表
A2040A-08TR PULSECORE

获取价格

PLL Based Clock Driver, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, TSSOP-8
A2040A-08TT PULSECORE

获取价格

PLL Based Clock Driver, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, TSSOP-8
A2040A-08TT ALSC

获取价格

PLL Based Clock Driver, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, TSSOP-8
A2040C-08SR ALSC

获取价格

PLL Based Clock Driver, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, SOIC-8
A2040C-08ST ALSC

获取价格

PLL Based Clock Driver, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, SOIC-8
A2040C-08TR ALSC

获取价格

PLL Based Clock Driver, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, TSSOP-8
A2040C-08TT ALSC

获取价格

PLL Based Clock Driver, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, TSSOP-8
A204-1 AMPHENOL

获取价格

Circular Connector, 3 Contact(s), Aluminum Alloy, Male, Receptacle,
A204102 COOPER

获取价格

30A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
A20410200A1 EATON

获取价格

Single Row Terminal Blocks