Datasheet > A14100AA-1PL208B

A14100AA-1PL208B

更新时间： 2022-12-17 00:16:47

品牌	Logo	应用领域
ACTEL		/
页数	文件大小	规格书
68页	480K
描述
Accelerator Series FPGAs - ACT 3Family

阅读下载

获取价格

如果您发现信息不准确，欢迎纠错

A14100AA-1PL208B 数据手册

P a c k a g e P i n A s s i g n m e n t s (c o n t in u e d )

1 7 5 -P in C P G A (T o p Vie w )

175-Pin

CPGA

A1440 Function

Location

CLKA or I/O

CLKB or I/O

DCLK or I/O

D4, D8, D11, D12, E4, E14, H4, H12, L4, L12, M4, M8,

M12

GND

HCLK or I/O

IOCLK or I/O

IOPCL or I/O

MODE

E12

P13

A1, A2, A15, B2, B3, P2, P14, R1, R2, R14, R15

PRA OR I/O

PRB or I/O

SDI or I/O

C3, C8, C13, E15, H3, H13, L1, L14, N3, N8, N13

Notes:

1. Unused I/O pins are designated as outputs by ALS and are driven low.

2. All unassigned pins are available for use as I/Os.

3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

1 -2 4 0

下载PDF

型号	品牌	描述	获取价格	数据表
A14100AA-1PL208C	ACTEL	Accelerator Series FPGAs - ACT 3Family	获取价格
A14100AA-1PL208I	ACTEL	Accelerator Series FPGAs - ACT 3Family	获取价格
A14100AA-1PL208M	ACTEL	Accelerator Series FPGAs - ACT 3Family	获取价格
A14100AA-1PQ208B	ACTEL	Accelerator Series FPGAs - ACT 3Family	获取价格
A14100AA-1PQ208C	ACTEL	Accelerator Series FPGAs - ACT 3Family	获取价格
A14100AA-1PQ208I	ACTEL	Accelerator Series FPGAs - ACT 3Family	获取价格