5秒后页面跳转
9ZXL1231_16 PDF预览

9ZXL1231_16

更新时间: 2022-02-26 10:42:12
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
18页 193K
描述
12-output DB1200ZL

9ZXL1231_16 数据手册

 浏览型号9ZXL1231_16的Datasheet PDF文件第2页浏览型号9ZXL1231_16的Datasheet PDF文件第3页浏览型号9ZXL1231_16的Datasheet PDF文件第4页浏览型号9ZXL1231_16的Datasheet PDF文件第6页浏览型号9ZXL1231_16的Datasheet PDF文件第7页浏览型号9ZXL1231_16的Datasheet PDF文件第8页 
9ZXL1231 DATASHEET  
Pin Descriptions (cont.)  
PIN #  
PIN NAME  
TYPE  
DESCRIPTION  
38 DIF_5  
39 DIF_5#  
40 VDD  
OUT HCSL true clock output  
OUT HCSL Complementary clock output  
PWR Power supply, nominal 3.3V  
GND Ground pin.  
41 GND  
42 DIF_6  
43 DIF_6#  
OUT HCSL true clock output  
OUT HCSL Complementary clock output  
Active low input for enabling DIF pair 6. This pin has an internal pull-down.  
1 =disable outputs, 0 = enable outputs  
Active low input for enabling DIF pair 7. This pin has an internal pull-down.  
1 =disable outputs, 0 = enable outputs  
44 vOE6#  
45 vOE7#  
IN  
IN  
46 DIF_7  
47 DIF_7#  
48 GND  
OUT HCSL true clock output  
OUT HCSL Complementary clock output  
GND Ground pin.  
49 VDDIO  
50 DIF_8  
51 DIF_8#  
PWR Power supply for differential outputs  
OUT HCSL true clock output  
OUT HCSL Complementary clock output  
Active low input for enabling DIF pair 8. This pin has an internal pull-down.  
1 =disable outputs, 0 = enable outputs  
Active low input for enabling DIF pair 9. This pin has an internal pull-down.  
1 =disable outputs, 0 = enable outputs  
52 vOE8#  
53 vOE9#  
IN  
IN  
54 DIF_9  
55 DIF_9#  
56 VDDIO  
57 VDD  
OUT HCSL true clock output  
OUT HCSL Complementary clock output  
PWR Power supply for differential outputs  
PWR Power supply, nominal 3.3V  
GND Ground pin.  
58 GND  
59 DIF_10  
60 DIF_10#  
OUT HCSL true clock output  
OUT HCSL Complementary clock output  
Active low input for enabling DIF pair 10. This pin has an internal pull-down.  
1 =disable outputs, 0 = enable outputs  
Active low input for enabling DIF pair 11. This pin has an internal pull-down.  
1 =disable outputs, 0 = enable outputs  
61 vOE10#  
62 vOE11#  
IN  
IN  
63 DIF_11  
64 DIF_11#  
65 epad  
OUT HCSL true clock output  
OUT HCSL Complementary clock output  
GND Connect epad to Ground  
Absolute Maximum Ratings  
Stresses above the ratings listed below can cause permanent damage to the 9ZXL1231. These ratings, which are standard  
values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other  
conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum  
rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the  
recommended operating temperature range.  
PARAMETER  
SYMBOL  
CONDITIONS  
UNITS NOTES  
MIN  
TYP  
MAX  
4.6  
Supply Voltage  
Input Low Voltage  
Input High Voltage  
Input High Voltage  
VDDx  
VIL  
V
V
V
V
1,2  
1
GND-0.5  
VIH  
Except for SMBus interface  
SMBus clock and data pins  
VDD+0.5  
5.5  
1,3  
1
VIHSMB  
°C  
°C  
V
1
1
1
Storage Temperature  
Junction Temperature  
Input ESD protection  
Ts  
Tj  
ESD prot  
-65  
150  
125  
Human Body Model  
2000  
1Guaranteed by design and characterization, not 100% tested in production.  
2 Operation under these conditions is neither implied nor guaranteed.  
3 Not to exceed 4.6V.  
REVISION J 05/25/16  
5
12-OUTPUT DB1200ZL  

与9ZXL1231_16相关器件

型号 品牌 描述 获取价格 数据表
9ZXL1231AKILF IDT 12-output DB1200ZL

获取价格

9ZXL1231AKILFT IDT 12-output DB1200ZL

获取价格

9ZXL1231AKLF IDT 12-output DB1200ZL

获取价格

9ZXL1231AKLFT IDT 12-output DB1200ZL

获取价格

9ZXL1231E IDT 12-Output DB1200ZL for PCIe Gen1–4 and UPI

获取价格

9ZXL1231E RENESAS 12-Output DB1200ZL PCIe Zero-Delay/Fanout Clock Buffer

获取价格