5秒后页面跳转
9ZXL0632E PDF预览

9ZXL0632E

更新时间: 2023-12-20 18:45:16
品牌 Logo 应用领域
瑞萨 - RENESAS PC
页数 文件大小 规格书
34页 1241K
描述
6-Output DB800ZL PCIe Zero-Delay/Fanout Clock Buffer with SMBus Write Protection

9ZXL0632E 数据手册

 浏览型号9ZXL0632E的Datasheet PDF文件第5页浏览型号9ZXL0632E的Datasheet PDF文件第6页浏览型号9ZXL0632E的Datasheet PDF文件第7页浏览型号9ZXL0632E的Datasheet PDF文件第9页浏览型号9ZXL0632E的Datasheet PDF文件第10页浏览型号9ZXL0632E的Datasheet PDF文件第11页 
9ZXL06x2E/9ZXL08xxE/9ZXL12x2E Datasheet  
Table 1. Pin Descriptions (Cont.)  
9ZXL12x2 9ZXL08x2 9ZXL0853 9ZXL06x2  
Name  
Type  
Description  
Pin No.  
Pin No.  
Pin No.  
Pin No.  
Tri-level input to select High BW, Bypass or Low  
^HIBW_BYPM_LO Latched BW Mode. This pin has an internal pull-up resistor.  
5
48  
48  
2
BW#  
In  
See <Hyperlink>PLL Operating Mode table for  
details.  
DIF_IN  
DIF_IN#  
DIF0  
Input HCSL true input.  
9
4
5
3
4
6
7
Input HCSL complementary input.  
10  
17  
18  
21  
22  
59  
60  
63  
64  
26  
27  
30  
31  
34  
35  
38  
39  
42  
43  
46  
47  
50  
51  
54  
55  
65  
Output Differential true clock output.  
13  
14  
16  
17  
-
13  
14  
16  
17  
-
14  
15  
17  
18  
-
DIF0#  
DIF1  
Output Differential complementary clock output.  
Output Differential true clock output.  
DIF1#  
DIF10  
DIF10#  
DIF11  
DIF11#  
DIF2  
Output Differential complementary clock output.  
Output Differential true clock output.  
Output Differential complementary clock output.  
Output Differential true clock output.  
-
-
-
-
-
-
Output Differential complementary clock output.  
Output Differential true clock output.  
-
-
-
21  
22  
25  
26  
28  
29  
32  
33  
35  
36  
39  
40  
-
21  
22  
25  
26  
28  
29  
32  
33  
35  
36  
39  
40  
-
23  
24  
26  
27  
33  
34  
36  
37  
-
DIF2#  
DIF3  
Output Differential complementary clock output.  
Output Differential true clock output.  
DIF3#  
DIF4  
Output Differential complementary clock output.  
Output Differential true clock output.  
DIF4#  
DIF5  
Output Differential complementary clock output.  
Output Differential true clock output.  
DIF5#  
DIF6  
Output Differential complementary clock output.  
Output Differential true clock output.  
DIF6#  
DIF7  
Output Differential complementary clock output.  
Output Differential true clock output.  
-
-
DIF7#  
DIF8  
Output Differential complementary clock output.  
Output Differential true clock output.  
-
-
DIF8#  
DIF9  
Output Differential complementary clock output.  
Output Differential true clock output.  
-
-
-
-
-
-
DIF9#  
EPAD  
Output Differential complementary clock output.  
GND Connect EPAD to ground.  
-
-
-
49  
49  
41  
True half of differential feedback output. This pin  
should NOT be connected to anything outside the  
chip. It exists to provide delay path matching to get  
FBOUT_NC  
Output  
16  
9
10  
11  
0 propagation delay.  
Complementary half of differential feedback output.  
This pin should NOT be connected to anything  
outside the chip. It exists to provide delay path  
matching to get 0 propagation delay.  
FBOUT_NC#  
GND  
Output  
15  
23  
8
9
10  
41  
GND Ground pin.  
49  
49  
R31DS0159EU0102 Rev.1.02  
Dec 22, 2022  
Page 8  

与9ZXL0632E相关器件

型号 品牌 获取价格 描述 数据表
9ZXL0632EKILF IDT

获取价格

6-Output DB800ZL Derivat ive for PCIe Gen1–
9ZXL0632EKILFT IDT

获取价格

6-Output DB800ZL Derivat ive for PCIe Gen1–
9ZXL0651 RENESAS

获取价格

6-Output Low-power Buffer for PCIe Gen1-2-3 and QPI with Zo=85 Ohms
9ZXL0651E IDT

获取价格

6-Output DB800ZL Derivative for PCIe Gen1–4
9ZXL0651E RENESAS

获取价格

6-Output DB800ZL PCIe Zero-Delay/Fanout Clock Buffer
9ZXL0651EKILF IDT

获取价格

6-Output DB800ZL Derivative for PCIe Gen1–4
9ZXL0651EKILFT IDT

获取价格

6-Output DB800ZL Derivative for PCIe Gen1–4
9ZXL0652E IDT

获取价格

6-Output DB800ZL Derivat ive for PCIe Gen1–
9ZXL0652E RENESAS

获取价格

6-Output DB800ZL PCIe Zero-Delay/Fanout Clock Buffer with SMBus Write Protection
9ZXL0652EKILF IDT

获取价格

6-Output DB800ZL Derivat ive for PCIe Gen1–