9FGL04 DATASHEET
Electrical Characteristics–DIF Low-Power HCSL Outputs
TA = TAMB; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS NOTES
V/ns
V/ns
mV
Scope averaging on, fast setting
Scope averaging, slow setting
Scope averaging off
1.9
1
250
2.7
2.0
405
14
4
3
550
140
2,3
2,3
1,4,5
1,4,9
Slew rate
Trf
Crossing Voltage (abs)
Crossing Voltage (var)
Vcross_abs
-Vcross
Scope averaging off
mV
Δ
ppm
Avg. Clock Period Accuracy
-100
0
+2600
2,10,13
TPERIOD_AVG
ns
Absolute Period
Includes jitter and Spread Spectrum Modulation
9.847
10
37
10.203
50
2,6
TPERIOD_ABS
tjcyc-cyc
Jitter, Cycle to cycle
ps
2,15
Voltage High
Voltage Low
VHIGH
VLOW
660
766
21
850
1
1
mV
mV
-150
150
Absolute Max Voltage
Absolute Min Voltage
Duty Cycle
Slew rate matching
Skew, Output to Output
Vmax
Vmin
tDC
797
-22
49.4
8
1150
1,7,15
1,8,15
2
1,14
2
-300
45
55
20
50
%
%
Trf
Δ
tsk3
Averaging on, VT = 50%
21
ps
1 Measured from single-ended waveform.
2 Measured from differential waveform.
3 Measured from -150 mV to +150 mV on the differential waveform (derived from REFCLK+ minus REFCLK-). The signal must be monotonic
through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing.
4 Measured at crossing point where the instantaneous voltage value of the rising edge of REFCLK+ equals the falling edge of REFCLK-.
5 Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing
points for this measurement.
6 Defines as the absolute minimum or maximum instantaneous period. This includes cycle to cycle jitter, relative PPM tolerance, and spread
spectrum modulation.
7 Defined as the maximum instantaneous voltage including overshoot.
8 Defined as the minimum instantaneous voltage including undershoot.
9 Defined as the total variation of all crossing voltages of Rising REFCLK+ and Falling REFCLK-. This is the maximum allowed variance in
V
CROSS for any particular system.
10 Refer to Section 4.3.7.1.1 of the PCI Express Base Specification, Revision 3.0 for information regarding PPM considerations.
11 System board compliance measurements must use the test load. REFCLK+ and REFCLK- are to be measured at the load capacitors CL.
Single ended probes must be used for measurements requiring single ended measurements. Either single ended probes with math or
differential probe can be used for differential measurements. Test load CL = 2 pF.
12
T
is the time the differential clock must maintain a minimum 150 mV differential voltage after rising/falling edges before it is
STABLE
allowed to droop back into the VRB 100 mV differential range.
13 PPM refers to parts per million and is a DC absolute period accuracy specification. 1 PPM is 1/1,000,000th of 100.000000 MHz exactly or
100 Hz. For 300 PPM, then we have an error budget of 100 Hz/PPM * 300 PPM = 30 kHz. The period is to be measured with a frequency
counter with measurement window set to 100 ms or greater. The 300 PPM applies to systems that do not employ Spread Spectrum
Clocking, or that use common clock source. For systems employing Spread Spectrum Clocking, there is an additional 2,500 PPM nominal
shift in maximum period resulting from the 0.5% down spread resulting in a maximum average period specification of +2,800 PPM.
14 Matching applies to rising edge rate for REFCLK+ and falling edge rate for REFCLK-. It is measured using a 75 mV window centered on
the median cross point where REFCLK+ rising meets REFCLK- falling. The median cross point is used to calculate the voltage thresholds
the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of REFCLK+ should be compared to the Fall Edge Rate of
REFCLK-; the maximum allowed difference should not exceed 20% of the slowest edge rate.
15 At default SMBus amplitude settings.
OCTOBER 19, 2016
7
4-OUTPUT 3.3V PCIE CLOCK GENERATOR