9FGL02 DATASHEET
SMBus Table: Pull-up Pull-down Control
Byte 16
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Name
Control Function
Reserved
Type
0
1
Default
0
0
1
0
0
1
1
0
Reserved
Reserved
Reserved
Reserved
Reserved
CKPWRGD_PD_pu/pd[1]
CKPWRGD_PD_pu/pd[0]
CKPWRGD_PD Pull-up(PuP)/ RW
00=None
01=Pdwn
10=Pup
11 = Pup+Pdwn
Pull-down(Pdwn) control
RW
Byte 17 is Reserved
SMBus Table: Polarity Control
Byte 18
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Name
Control Function
Reserved
Reserved
Sets OE1 polarity
Reserved
Type
0
1
Default
0
0
0
0
0
0
0
0
OE1_polarity
OE0_polarity
RW Enabled when Low Enabled when High
RW Enabled when Low Enabled when High
Sets OE0 polarity
Reserved
Reserved
Reserved
SMBus Table: Polarity Control
Byte 19
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Name
Control Function
Reserved
Type
0
1
Default
0
0
0
0
0
0
0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Determines
CKPWRGD_PD polarity
Power Down when Power Down when
Low High
CKPWRGD_PD
RW
0
Bit 0
2-OUTPUT 3.3V PCIE CLOCK GENERATOR
14
OCTOBER 18, 2016