5秒后页面跳转
9FGL0251BKILFT PDF预览

9FGL0251BKILFT

更新时间: 2022-02-26 10:49:50
品牌 Logo 应用领域
艾迪悌 - IDT PC
页数 文件大小 规格书
19页 370K
描述
2-output 3.3V PCIe Clock Generator

9FGL0251BKILFT 数据手册

 浏览型号9FGL0251BKILFT的Datasheet PDF文件第11页浏览型号9FGL0251BKILFT的Datasheet PDF文件第12页浏览型号9FGL0251BKILFT的Datasheet PDF文件第13页浏览型号9FGL0251BKILFT的Datasheet PDF文件第15页浏览型号9FGL0251BKILFT的Datasheet PDF文件第16页浏览型号9FGL0251BKILFT的Datasheet PDF文件第17页 
9FGL02 DATASHEET  
SMBus Table: Pull-up Pull-down Control  
Byte 16  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Name  
Control Function  
Reserved  
Type  
0
1
Default  
0
0
1
0
0
1
1
0
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
CKPWRGD_PD_pu/pd[1]  
CKPWRGD_PD_pu/pd[0]  
CKPWRGD_PD Pull-up(PuP)/ RW  
00=None  
01=Pdwn  
10=Pup  
11 = Pup+Pdwn  
Pull-down(Pdwn) control  
RW  
Byte 17 is Reserved  
SMBus Table: Polarity Control  
Byte 18  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Name  
Control Function  
Reserved  
Reserved  
Sets OE1 polarity  
Reserved  
Type  
0
1
Default  
0
0
0
0
0
0
0
0
OE1_polarity  
OE0_polarity  
RW Enabled when Low Enabled when High  
RW Enabled when Low Enabled when High  
Sets OE0 polarity  
Reserved  
Reserved  
Reserved  
SMBus Table: Polarity Control  
Byte 19  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Name  
Control Function  
Reserved  
Type  
0
1
Default  
0
0
0
0
0
0
0
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Determines  
CKPWRGD_PD polarity  
Power Down when Power Down when  
Low High  
CKPWRGD_PD  
RW  
0
Bit 0  
2-OUTPUT 3.3V PCIE CLOCK GENERATOR  
14  
OCTOBER 18, 2016  

与9FGL0251BKILFT相关器件

型号 品牌 描述 获取价格 数据表
9FGL04 IDT 4-output 3.3V PCIe Clock Generator

获取价格

9FGL04 RENESAS 4-Output 3.3V PCIe Gen1–5 Clock Generator

获取价格

9FGL04_16 IDT 4-output 3.3V PCIe Clock Generator

获取价格

9FGL0441BKILF IDT 4-output 3.3V PCIe Clock Generator

获取价格

9FGL0441BKILFT IDT 4-output 3.3V PCIe Clock Generator

获取价格

9FGL0451BKILF IDT 4-output 3.3V PCIe Clock Generator

获取价格