5秒后页面跳转
9FG104YFT PDF预览

9FG104YFT

更新时间: 2023-07-15 00:00:00
品牌 Logo 应用领域
艾迪悌 - IDT 光电二极管
页数 文件大小 规格书
17页 238K
描述
Processor Specific Clock Generator, 400MHz, PDSO28, 0.209 INCH, MO-150N, SSOP-28

9FG104YFT 数据手册

 浏览型号9FG104YFT的Datasheet PDF文件第5页浏览型号9FG104YFT的Datasheet PDF文件第6页浏览型号9FG104YFT的Datasheet PDF文件第7页浏览型号9FG104YFT的Datasheet PDF文件第9页浏览型号9FG104YFT的Datasheet PDF文件第10页浏览型号9FG104YFT的Datasheet PDF文件第11页 
ICS9FG104  
Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA  
SMBus Table: PLL Frequency Control Register  
Byte 11  
Pin #  
Name  
Control Function  
Type  
RW  
RW  
RW  
RW  
RW  
RW  
RW  
RW  
0
1
PWD  
X
-
-
-
-
-
-
-
-
PLL N Div7  
PLL N Div6  
PLL N Div5  
PLL N Div4  
PLL N Div3  
PLL N Div2  
PLL N Div1  
PLL N Div0  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
The decimal representation of M  
and N Divider in Byte 11 and 12 will  
configure the PLL VCO frequency.  
Default at power up = latch-in or  
Byte 0 Rom table. VCO Frequency  
= 14.318 x [NDiv(9:0)+8] /  
X
X
N Divider Programming  
Byte11 bit(7:0) and Byte10  
bit(7:6)  
X
X
X
[MDiv(5:0)+2]  
X
X
SMBus Table: PLL Spread Spectrum Control Register  
Byte 12  
Pin #  
Name  
Control Function  
Type  
RW  
RW  
RW  
RW  
RW  
RW  
RW  
RW  
0
1
PWD  
X
-
-
-
-
-
-
-
-
PLL SSP7  
PLL SSP6  
PLL SSP5  
PLL SSP4  
PLL SSP3  
PLL SSP2  
PLL SSP1  
PLL SSP0  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
X
X
These Spread Spectrum bits in  
Byte 13 and 14 will program the  
spread pecentage of PLL  
X
Spread Spectrum  
Programming bit(7:0)  
X
X
X
X
SMBus Table: PLL Spread Spectrum Control Register  
Byte 13  
Pin #  
Name  
Control Function  
Type  
0
1
PWD  
0
-
-
-
-
-
-
-
-
Reserved  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
PLL SSP14  
PLL SSP13  
PLL SSP12  
PLL SSP11  
PLL SSP10  
PLL SSP9  
PLL SSP8  
RW  
RW  
RW  
RW  
RW  
RW  
RW  
X
X
X
These Spread Spectrum bits in  
Byte 13 and 14 will program the  
spread pecentage of PLL  
Spread Spectrum  
Programming bit(14:8)  
X
X
X
X
SMBus Table: Reserved Test Register  
Byte 14  
Pin #  
Name  
Control Function  
Type  
0
1
PWD  
-
-
-
-
-
-
-
-
1
0
0
0
0
0
0
0
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Reserved Test Register. Do not write to this register, erratic device operation may occur.  
IDTTM/ICSTM Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA  
0839O—12/03/08  
8

与9FG104YFT相关器件

型号 品牌 描述 获取价格 数据表
9FG104YGLFT IDT Processor Specific Clock Generator, 400MHz, PDSO28, 4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT

获取价格

9FG107(48SSOP) IDT Clock Generator

获取价格

9FG107(48TSSOP) IDT Clock Generator

获取价格

9FG107AG IDT Processor Specific Clock Generator, 400MHz, PDSO48, 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-

获取价格

9FG107AGLN IDT TSSOP-48, Tube

获取价格

9FG107AGLNT IDT TSSOP-48, Reel

获取价格