ICS9FG104
Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA
SMBus Table: PLL Frequency Control Register
Byte 11
Pin #
Name
Control Function
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
1
PWD
X
-
-
-
-
-
-
-
-
PLL N Div7
PLL N Div6
PLL N Div5
PLL N Div4
PLL N Div3
PLL N Div2
PLL N Div1
PLL N Div0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
The decimal representation of M
and N Divider in Byte 11 and 12 will
configure the PLL VCO frequency.
Default at power up = latch-in or
Byte 0 Rom table. VCO Frequency
= 14.318 x [NDiv(9:0)+8] /
X
X
N Divider Programming
Byte11 bit(7:0) and Byte10
bit(7:6)
X
X
X
[MDiv(5:0)+2]
X
X
SMBus Table: PLL Spread Spectrum Control Register
Byte 12
Pin #
Name
Control Function
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
1
PWD
X
-
-
-
-
-
-
-
-
PLL SSP7
PLL SSP6
PLL SSP5
PLL SSP4
PLL SSP3
PLL SSP2
PLL SSP1
PLL SSP0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
X
X
These Spread Spectrum bits in
Byte 13 and 14 will program the
spread pecentage of PLL
X
Spread Spectrum
Programming bit(7:0)
X
X
X
X
SMBus Table: PLL Spread Spectrum Control Register
Byte 13
Pin #
Name
Control Function
Type
0
1
PWD
0
-
-
-
-
-
-
-
-
Reserved
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
PLL SSP14
PLL SSP13
PLL SSP12
PLL SSP11
PLL SSP10
PLL SSP9
PLL SSP8
RW
RW
RW
RW
RW
RW
RW
X
X
X
These Spread Spectrum bits in
Byte 13 and 14 will program the
spread pecentage of PLL
Spread Spectrum
Programming bit(14:8)
X
X
X
X
SMBus Table: Reserved Test Register
Byte 14
Pin #
Name
Control Function
Type
0
1
PWD
-
-
-
-
-
-
-
-
1
0
0
0
0
0
0
0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reserved Test Register. Do not write to this register, erratic device operation may occur.
IDTTM/ICSTM Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA
0839O—12/03/08
8