ICS9FG104
Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA
SMBus Table: Device Control Register, READ/WRITE ADDRESS (DC/DD)
Byte 0
Pin #
17
Name
Control Function
Type
RW
RW
RW
RW
RW
0
1
PWD
Pin 17
Pin 6
FS31
FS21
FS11
FS01
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
6
See Frequency Selection Table,
Page 1
24
Pin 24
Pin 25
Pin 16
25
16
Spread Enable1
Off
On
Enable Software Control of Frequency, Spread Enable
(Spread Type always Software Control)
-
RW Hardware Select Software Select
0
Bit 2
DIF_STOP# drive mode
SPREAD TYPE
RW
RW
Driven
Down
Hi-Z
0
0
Bit 1
Bit 0
Center
Notes:
1. These bits reflect the state of the corresponding pins at power up, but may be written to
if Byte 0, bit 2 is set to '1'. FS3 is the SEL14M_25M# pin.
SMBus Table: Output Enable Register
Byte 1
Pin #
Name
Control Function
Reserved
Type
0
1
PWD
-
-
-
-
-
-
-
-
1
1
1
1
1
1
1
1
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
DIF_3 EN
DIF_2 EN
Output Enable
Output Enable
RW
RW
Disable
Disable
Enable
Enable
Reserved
Reserved
Output Enable
Output Enable
Reserved
DIF_1 EN
DIF_0 EN
RW
RW
Disable
Disable
Enable
Enable
SMBus Table: Output Stop Control Register
Byte 2
Pin #
Name
Control Function
Reserved
Type
0
1
PWD
-
-
-
-
-
-
-
-
0
0
0
0
0
0
0
0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
DIF_3 STOP EN
DIF_2 STOP EN
Free Run/ Stop Enable
Free Run/ Stop Enable
RW
RW
Free-run
Free-run
Stop-able
Stop-able
Reserved
Reserved
Free Run/ Stop Enable
Free Run/ Stop Enable
DIF_1 STOP EN
DIF_0 STOP EN
RW
RW
Free-run
Free-run
Stop-able
Stop-able
Reserved
IDTTM/ICSTM Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA
0839O—12/03/08
5