5秒后页面跳转
9FG104YFT PDF预览

9FG104YFT

更新时间: 2023-07-15 00:00:00
品牌 Logo 应用领域
艾迪悌 - IDT 光电二极管
页数 文件大小 规格书
17页 238K
描述
Processor Specific Clock Generator, 400MHz, PDSO28, 0.209 INCH, MO-150N, SSOP-28

9FG104YFT 数据手册

 浏览型号9FG104YFT的Datasheet PDF文件第2页浏览型号9FG104YFT的Datasheet PDF文件第3页浏览型号9FG104YFT的Datasheet PDF文件第4页浏览型号9FG104YFT的Datasheet PDF文件第6页浏览型号9FG104YFT的Datasheet PDF文件第7页浏览型号9FG104YFT的Datasheet PDF文件第8页 
ICS9FG104  
Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA  
SMBus Table: Device Control Register, READ/WRITE ADDRESS (DC/DD)  
Byte 0  
Pin #  
17  
Name  
Control Function  
Type  
RW  
RW  
RW  
RW  
RW  
0
1
PWD  
Pin 17  
Pin 6  
FS31  
FS21  
FS11  
FS01  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
6
See Frequency Selection Table,  
Page 1  
24  
Pin 24  
Pin 25  
Pin 16  
25  
16  
Spread Enable1  
Off  
On  
Enable Software Control of Frequency, Spread Enable  
(Spread Type always Software Control)  
-
RW Hardware Select Software Select  
0
Bit 2  
DIF_STOP# drive mode  
SPREAD TYPE  
RW  
RW  
Driven  
Down  
Hi-Z  
0
0
Bit 1  
Bit 0  
Center  
Notes:  
1. These bits reflect the state of the corresponding pins at power up, but may be written to  
if Byte 0, bit 2 is set to '1'. FS3 is the SEL14M_25M# pin.  
SMBus Table: Output Enable Register  
Byte 1  
Pin #  
Name  
Control Function  
Reserved  
Type  
0
1
PWD  
-
-
-
-
-
-
-
-
1
1
1
1
1
1
1
1
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
DIF_3 EN  
DIF_2 EN  
Output Enable  
Output Enable  
RW  
RW  
Disable  
Disable  
Enable  
Enable  
Reserved  
Reserved  
Output Enable  
Output Enable  
Reserved  
DIF_1 EN  
DIF_0 EN  
RW  
RW  
Disable  
Disable  
Enable  
Enable  
SMBus Table: Output Stop Control Register  
Byte 2  
Pin #  
Name  
Control Function  
Reserved  
Type  
0
1
PWD  
-
-
-
-
-
-
-
-
0
0
0
0
0
0
0
0
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
DIF_3 STOP EN  
DIF_2 STOP EN  
Free Run/ Stop Enable  
Free Run/ Stop Enable  
RW  
RW  
Free-run  
Free-run  
Stop-able  
Stop-able  
Reserved  
Reserved  
Free Run/ Stop Enable  
Free Run/ Stop Enable  
DIF_1 STOP EN  
DIF_0 STOP EN  
RW  
RW  
Free-run  
Free-run  
Stop-able  
Stop-able  
Reserved  
IDTTM/ICSTM Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA  
0839O—12/03/08  
5

与9FG104YFT相关器件

型号 品牌 描述 获取价格 数据表
9FG104YGLFT IDT Processor Specific Clock Generator, 400MHz, PDSO28, 4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT

获取价格

9FG107(48SSOP) IDT Clock Generator

获取价格

9FG107(48TSSOP) IDT Clock Generator

获取价格

9FG107AG IDT Processor Specific Clock Generator, 400MHz, PDSO48, 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-

获取价格

9FG107AGLN IDT TSSOP-48, Tube

获取价格

9FG107AGLNT IDT TSSOP-48, Reel

获取价格