5秒后页面跳转
96LS02PCQM PDF预览

96LS02PCQM

更新时间: 2024-11-09 13:01:23
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
8页 105K
描述
Monostable Multivibrator, TTL, PDIP16,

96LS02PCQM 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete包装说明:DIP, DIP16,.3
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.83JESD-30 代码:R-PDIP-T16
JESD-609代码:e0逻辑集成电路类型:MONOSTABLE MULTIVIBRATOR
湿度敏感等级:2A端子数量:16
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):250
电源:5 V认证状态:Not Qualified
子类别:Prescaler/Multivibrators标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
Base Number Matches:1

96LS02PCQM 数据手册

 浏览型号96LS02PCQM的Datasheet PDF文件第2页浏览型号96LS02PCQM的Datasheet PDF文件第3页浏览型号96LS02PCQM的Datasheet PDF文件第4页浏览型号96LS02PCQM的Datasheet PDF文件第5页浏览型号96LS02PCQM的Datasheet PDF文件第6页浏览型号96LS02PCQM的Datasheet PDF文件第7页 
October 1988  
Revised March 2000  
DM96LS02  
Dual Retriggerable Resettable Monostable Multivibrator  
General Description  
Features  
The DM96LS02 is a dual retriggerable and resettable  
monostable multivibrator. The one-shot provides excep-  
tionally wide delay range, pulse width stability, predictable  
accuracy and immunity to noise. The pulse width is set by  
an external resistor and capacitor. Resistor values up to 1.0  
Mreduce required capacitor values. Hysteresis is pro-  
vided on both trigger inputs of the DM96LS02 for increased  
noise immunity.  
Required timing capacitance reduced by factors of 10 to  
100 over conventional designs  
Broad timing resistor range—1.0 kto 2.0 MΩ  
Output Pulse Width is variable over a 2000:1 range by  
resistor control  
Propagation delay of 35 ns  
0.3V hysteresis on trigger inputs  
Output pulse width independent of duty cycle  
35 ns to output pulse width range  
Ordering Code:  
Order Number Package Number  
Package Description  
DM96LS02M  
DM96LS02N  
M16A  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Logic Symbol  
Connection Diagram  
V
= Pin 16  
CC  
GND = Pin 8  
Pin Descriptions  
Pin  
Names  
Description  
I0  
I0  
I1  
CD  
Q
Trigger Input (Active Falling Edge)  
Schmitt Trigger Input (Active Falling Edge)  
Schmitt Trigger Input (Active Rising Edge)  
Direct Clear Input (Active LOW)  
True Pulse Output  
Q
Complementary Pulse Output  
© 2000 Fairchild Semiconductor Corporation  
DS009816  
www.fairchildsemi.com  

与96LS02PCQM相关器件

型号 品牌 获取价格 描述 数据表
96LS02PCQR TI

获取价格

96LS02PCQR
96LS488DC FAIRCHILD

获取价格

Bus Controller, TTL, CDIP48,
96LS488DCQM FAIRCHILD

获取价格

Bus Controller, TTL, CDIP48,
96LS488DCQR FAIRCHILD

获取价格

Bus Controller, TTL, CDIP48,
96LS488DM FAIRCHILD

获取价格

Bus Controller, TTL, CDIP48,
96MPCM-2.2-2M9T ADVANTECH

获取价格

3rd Generation Intel® Core™ i7/i5/i3 Digit
96MPI3M-2.4-3M9T ADVANTECH

获取价格

3rd Generation Intel® Core™ i7/i5/i3 Digit
96MPI3S-2.7-4M11T ADVANTECH

获取价格

Maximize the Impact of Your Message with Six-Display Video Wall Solutions
96MPI5-2.7-3M9T ADVANTECH

获取价格

3rd Generation Intel® Core™ i7/i5/i3 Digit
96MPI5S-2.3-6M11T1 ADVANTECH

获取价格

Maximize the Impact of Your Message with Six-Display Video Wall Solutions