ICS854S54I-01 Datasheet
DUAL 2:1, 1:2 DIFFERENTIAL-TO-LVDS MULTIPLEXER
Table 1. Pin Descriptions
Number
1, 2
Name
QA0, nQA0
QA1, nQA1
INB
Type
Description
Output
Output
Input
Differential output pair. LVDS interface levels.
Differential output pair. LVDS interface levels.
Non-inverting differential clock input.
3, 4
5
Pulldown
Pullup/
Pulldown
6
nINB
Input
Inverting differential clock input. VDD/2 default when left floating.
Select pin for QAx outputs. When HIGH, selects same inputs used for QB output.
When LOW, selects INB input. LVCMOS/LVTTL interface levels.
7
8
SELB
GND
Input
Power
Input
Input
Input
Pulldown
Power supply ground.
Pullup/
Pulldown
9
nINA1
INA1
Inverting differential clock input. VDD/2 default when left floating.
Non-inverting differential clock input.
10
11
Pulldown
Pullup/
Pulldown
nINA0
Inverting differential clock input. VDD/2 default when left floating.
12
13
INA0
VDD
Input
Pulldown
Non-inverting differential clock input.
Power supply pin.
Power
Select pin for QB outputs. When HIGH, selects INA1 input.
When LOW, selects INA0 input. LVCMOS/LVTTL interface levels.
14
SELA
Input
Pulldown
15, 16
nQB, QB
Output
Differential output pair. LVDS interface levels.
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Symbol
Parameter
Test Conditions
Minimum
Typical
37.5
Maximum
Units
k
RPULLUP
Input Pullup Resistor
RPULLDOWN Input Pulldown Resistor
37.5
k
Function Tables
Table 3. Control Input Function Table
Control Inputs
SELA
SELB
Mode
0
1
0
1
0
0
1
1
LOOP0 selected (default)
LOOP1 selected
Loopback mode: LOOP0
Loopback mode: LOOP1
ICS854S54I-01 July 17, 2017
2
©2017 Integrated Device Technology, Inc.