853S111B Datasheet
Pin Descriptions and Characteristics
Table 1. Pin Descriptions
Number
Name
Type
Description
1
VCC
Power
Input
Positive supply pin.
Clock select input. When HIGH, selects PCLK1/nPCLK1 inputs. When
LOW, selects PCLK0/nPCLK0 inputs. LVPECL interface levels. Also
accepts standard LVCMOS input levels.
2
CLK_SEL
Pulldown
Pulldown
3
4
PCLK0
Input
Input
Non-inverting differential LVPECL clock input.
Pullup/
Pulldown
nPCLK0
Inverting differential LVPECL clock input. VCC/2 default when left floating.
5
6
VBB
Output
Input
Bias voltage to be connected for single-ended applications.
Non-inverting differential LVPECL clock input.
PCLK1
Pulldown
Pullup/
Pulldown
7
nPCLK1
Input
Inverting differential LVPECL clock input. VCC/2 default when left floating.
8
VEE
Power
Power
Output
Negative supply pin.
9, 16, 25, 32
10, 11
VCCO
Output supply pins.
Differential output pair. LVPECL/ECL interface levels.
nQ9, Q9
nQ8, Q8
nQ7, Q7
nQ6, Q6
nQ5, Q5
nQ4, Q4
nQ3, Q3
nQ2, Q2
nQ1, Q1
nQ0, Q0
12, 13
14, 15
17, 18
19, 20
21, 22
23, 24
26, 27
28, 29
30, 31
Output
Output
Output
Output
Output
Output
Output
Output
Output
Differential output pair. LVPECL/ECL interface levels.
Differential output pair. LVPECL/ECL interface levels.
Differential output pair. LVPECL/ECL interface levels.
Differential output pair. LVPECL/ECL interface levels.
Differential output pair. LVPECL/ECL interface levels.
Differential output pair. LVPECL/ECL interface levels.
Differential output pair. LVPECL/ECL interface levels.
Differential output pair. LVPECL/ECL interface levels.
Differential output pair. LVPECL/ECL interface levels.
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Symbol
Parameter
Test Conditions
Minimum
Typical
75
Maximum
Units
k
RPULLDOWN
RVCC/2
Input Pulldown Resistor
RPullup/Pulldown Resistors
50
k
©2017 Integrated Device Technology, Inc.
2
November 9, 2017