5秒后页面跳转
853S12AKI PDF预览

853S12AKI

更新时间: 2024-02-08 08:08:00
品牌 Logo 应用领域
艾迪悌 - IDT 驱动逻辑集成电路
页数 文件大小 规格书
16页 396K
描述
Low Skew Clock Driver, 853S Series, 12 True Output(s), 0 Inverted Output(s), 5 MM X 5 MM, 0.925 MM HEIGHT, MO-220VHHD-2, VFQFN-32

853S12AKI 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN,针数:32
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.33其他特性:ALSO OPERATES AT 3.3V SUPPLY
系列:853S输入调节:DIFFERENTIAL
JESD-30 代码:S-XQCC-N32JESD-609代码:e0
长度:5 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:32实输出次数:12
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):225认证状态:Not Qualified
座面最大高度:1 mm最大供电电压 (Vsup):2.625 V
最小供电电压 (Vsup):2.375 V标称供电电压 (Vsup):2.5 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:TIN LEAD端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:5 mm
Base Number Matches:1

853S12AKI 数据手册

 浏览型号853S12AKI的Datasheet PDF文件第2页浏览型号853S12AKI的Datasheet PDF文件第3页浏览型号853S12AKI的Datasheet PDF文件第4页浏览型号853S12AKI的Datasheet PDF文件第5页浏览型号853S12AKI的Datasheet PDF文件第6页浏览型号853S12AKI的Datasheet PDF文件第7页 
PRELIMINARY  
LOW SKEW, 1-TO-12, DIFFERENTIAL-TO-  
3.3V, 2.5V LVPECL FANOUT BUFFER  
ICS853S12I  
GENERAL DESCRIPTION  
FEATURES  
The ICS853S12I is a low skew, 1-to-12 Differential-  
Twelve differential 3.3V, 2.5V LVPECL outputs  
PCLK, nCLK input pair  
ICS  
to-3.3V, 2.5V LVPECL Fanout Buffer and a member  
of the HiPerClockS™ family of High Performance  
Clock Solutions from IDT. The PCLK, nPCLK pair  
accepts LVPECL, CML, and SSTL differential input  
HiPerClockS™  
PCLK, nPCLK pair can accept the following differential  
input levels: LVPECL, CML, SSTL  
levels. The high gain differential amplifier accepts peak-to-peak  
input voltages as small as 150mV, as long as the common mode  
voltage is within the specified minimum and maximum range.  
Maximum output frequency: 3GHz  
Translates any single-ended input signal to 2.5V  
LVPECL levels with a resistor bias on nCLK input  
Guaranteed output and part-to-part skew characteristics make  
the ICS853S12I ideal for those clock distribution applications  
demanding well defined performance and repeatability.  
Additive phase jitter, RMS: 0.05ps (typical)  
Output skew: 25ps (typical)  
Part-to-part skew: 90ps (typical)  
Propagation delay: 490ps (typical)  
Full 3.3V or 2.5V operating supply modes  
-40°C to 85°C ambient operating temperature  
Available in both standard (RoHS 5) and lead-free (RoHS 6)  
packages  
BLOCK DIAGRAM  
PIN ASSIGNMENT  
Pulldown  
PCLK  
Pullup  
nPCLK  
32 31 30 29 28 27 26 25  
Q11  
24  
23  
22  
21  
nQ7  
Q7  
1
2
3
4
5
6
7
8
Q11  
Q0  
nQ11  
VEE  
nQ11  
nQ0  
ICS853S12I  
nQ6  
Q10  
Q1  
32-Lead VFQFN  
PCLK  
nPCLK  
VEE  
Q6  
nQ10  
nQ1  
5mm x 5mm x 0.925mm20  
nQ5  
Q5  
Q9  
package body  
K Package  
Top View  
Q2  
19  
nQ9  
nQ2  
18  
Q0  
nQ4  
Q4  
Q8  
Q3  
nQ0  
17  
nQ8  
nQ3  
9
10 11 12 13 14 15 16  
Q7  
Q4  
nQ7  
nQ4  
Q6  
Q5  
nQ6  
nQ5  
The Preliminary Information presented herein represents a product in pre-production.The noted characteristics are based on initial product characterization  
and/or qualification.Integrated DeviceTechnology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.  
IDT/ ICSLVPECL FANOUT BUFFER  
1
ICS853S12AKI REV. A MARCH 29, 2007  

与853S12AKI相关器件

型号 品牌 描述 获取价格 数据表
853S12AKIT IDT Low Skew Clock Driver, 853S Series, 12 True Output(s), 0 Inverted Output(s), 5 MM X 5 MM,

获取价格

853S12I RENESAS Low Skew,1-to-12,Differential-to-3.3V,2.5V LVPECL Fanout Buffer

获取价格

853S202AYI IDT Clock Driver

获取价格

853S202I RENESAS 12:2 Differential-to-LVPECL Clock Multiplexer

获取价格

853S314AFI IDT Low Skew Clock Driver, 853S Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 5.30 M

获取价格

853S314AFILF IDT Low Skew Clock Driver, 853S Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 5.30 M

获取价格