5秒后页面跳转
853S6111AYILF PDF预览

853S6111AYILF

更新时间: 2024-02-16 14:51:54
品牌 Logo 应用领域
艾迪悌 - IDT 驱动逻辑集成电路
页数 文件大小 规格书
24页 431K
描述
PTQFP-32, Tray

853S6111AYILF 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:PTQFP
包装说明:7 X 7 MM, 1 MM HEIGHT, ROHS COMPLIANT, MS-026ABC-HD, TQFP-32针数:32
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.81
其他特性:ALSO OPERATES AT 3.3 V SUPPLY系列:853
输入调节:DIFFERENTIAL MUXJESD-30 代码:S-PQFP-G32
JESD-609代码:e3长度:7 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER最大I(ol):0.005 A
湿度敏感等级:3功能数量:1
反相输出次数:端子数量:32
实输出次数:10最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:HTQFP封装等效代码:TQFP32,.35SQ,32
封装形状:SQUARE封装形式:FLATPACK, HEAT SINK/SLUG, THIN PROFILE
峰值回流温度(摄氏度):260电源:+-2.5/+-3.3 V
Prop。Delay @ Nom-Sup:0.53 ns传播延迟(tpd):0.53 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.035 ns
座面最大高度:1.2 mm子类别:Clock Drivers
最大供电电压 (Vsup):2.625 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:7 mmBase Number Matches:1

853S6111AYILF 数据手册

 浏览型号853S6111AYILF的Datasheet PDF文件第2页浏览型号853S6111AYILF的Datasheet PDF文件第3页浏览型号853S6111AYILF的Datasheet PDF文件第4页浏览型号853S6111AYILF的Datasheet PDF文件第5页浏览型号853S6111AYILF的Datasheet PDF文件第6页浏览型号853S6111AYILF的Datasheet PDF文件第7页 
Low Voltage, 1-to-10, Differential-to- 2.5V,  
3.3V LVPECL/ECL Fanout Buffer  
ICS853S6111I  
DATA SHEET  
Product Discontinuance Notice – Last Time Buy Expires on (1/31/2014)  
General Description  
Features  
The ICS853S6111I is a low skew 1-to-10 Differential Fanout Buffer,  
designed with clock distribution in mind, accepting two clock sources  
into an input MUX. The MUX is controlled by a CLK_SEL pin. This  
makes the ICS853S6111I very versatile, in that, it can operate as  
both a differential clock buffer as well as a signal-level translator and  
fanout buffer.  
Ten differential LVPECL/ECL outputs  
Two selectable differential input pairs  
PCLK, nPCLK pair can accept the following  
differential input levels: LVPECL, LVDS, SSTL, CML  
CLK, nCLK pair can accept the following  
differential input levels: HSTL, LVPECL, LVDS, SSTL, HCSL  
The device is designed on a SiGe process and can operate up to  
frequencies of 2.7GHz. This ensures negligible jitter introduction to  
the timing budget which makes it an ideal choice for distributing high  
frequency, high precision clocks across back planes and boards in  
communication systems. Internal temperature compensation  
guarantees consistent performance across various platforms.  
Maximum input frequency: 2.7GHz  
Output skew: 35ps (maximum)  
Part-to-part skew: 250ps (maximum), fo > 1.5GHz  
Additive phase jitter, RMS: 0.123ps (typical)  
LVPECL and HSTL mode operating voltage supply range:  
VCC = 2.5V 5ꢀ or 3.3V 5ꢀ, VEE = 0V  
ECL mode operating voltage supply range:  
VEE = -3.3V 5ꢀ or -2.5V 5ꢀ, VCC = 0V  
-40°C to 85°C ambient operating temperature  
Available in lead-free (RoHS 6) package  
Block Diagram  
Pin Assignment  
Pulldown  
PCLK  
0
1
Pullup/Pulldown  
Q0  
nPCLK  
24 23 22 21 20 19 18 17  
nQ0  
Pulldown  
CLK  
25  
26  
27  
28  
29  
30  
31  
32  
VCC  
VCC  
16  
15  
14  
13  
12  
Pullup/Pulldown  
nCLK  
Q1  
nQ2  
Q2  
Q7  
nQ1  
Pulldown  
nQ7  
Q8  
CLK_SEL  
VBB  
Q2  
nQ1  
Q1  
nQ2  
nQ8  
nQ3  
nQ3  
nQ0  
Q0  
Q9  
11  
10  
9
nQ9  
VCC  
Q4  
VCC  
1
2
3
4
5
6
7
8
nQ4  
Q5  
nQ5  
Q6  
ICS853S6111I  
32-Lead TQFP, E-Pad  
nQ6  
Q7  
7mm x 7mm x 1mm package body  
Y Package  
nQ7  
nQ8  
nQ8  
Top View  
Q9  
nQ9  
ICS853S6111AYI REVISION A FEBRUARY 6, 2013  
1
©2013 Integrated Device Technology, Inc.  

与853S6111AYILF相关器件

型号 品牌 描述 获取价格 数据表
853S6111AYILFT IDT PTQFP-32, Reel

获取价格

853S9252BKILF IDT 2.5V, 3.3V ECL/LVPECL Clock/Data Fanout Buffer

获取价格

853S9252BKILF/W IDT 2.5V, 3.3V ECL/LVPECL Clock/Data Fanout Buffer

获取价格

853S9252BKILFT IDT 2.5V, 3.3V ECL/LVPECL Clock/Data Fanout Buffer

获取价格

853X10 ETC SCHRAUBE LINSE SCHLITZ M3 10MM Inhalt pro Packung: 100 Stk.

获取价格

853X12 ETC SCHRAUBE LINSE SCHLITZ M3 12MM Inhalt pro Packung: 100 Stk.

获取价格