5秒后页面跳转
84330BYT PDF预览

84330BYT

更新时间: 2023-01-15 00:00:00
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
19页 247K
描述
Clock Generator, PQFP32

84330BYT 数据手册

 浏览型号84330BYT的Datasheet PDF文件第5页浏览型号84330BYT的Datasheet PDF文件第6页浏览型号84330BYT的Datasheet PDF文件第7页浏览型号84330BYT的Datasheet PDF文件第9页浏览型号84330BYT的Datasheet PDF文件第10页浏览型号84330BYT的Datasheet PDF文件第11页 
ICS84330  
700MHZ, LOW JITTER, CRYSTAL-TO-3.3V  
DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER  
Integrated  
Circuit  
Systems, Inc.  
APPLICATION INFORMATION  
POWER SUPPLY FILTERING TECHNIQUES  
As in any high speed analog circuitry, the power supply pins  
are vulnerable to random noise. The ICS84330 provides  
separate power supplies to isolate any high switching  
noise from the outputs to the internal PLL. VCC and VCCA  
should be individually connected to the power supply  
plane through vias, and bypass capacitors should be  
used for each pin. To achieve optimum jitter performance,  
power supply isolation is required. Figure 2 illustrates how  
a 10Ω resistor along with a 10μF and a .01μF bypass  
capacitor should be connected to each VCCA pin. The 10Ω  
resistor can also be replaced by a ferrit bead.  
3.3V  
VCC  
.01μF  
.01μF  
10Ω  
VCCA  
10μF  
FIGURE 2. POWER SUPPLY FILTERING  
LVCMOS TO XTAL INTERFACE  
The XTAL_IN input can accept single ended LVCMOS signal  
acteristic impedance trace may be required. The input can  
through an AC couple capacitor. A general interface diagram function with half swing amplitude. Reducing amplitude from  
is shown in Figure 3. The XTAL_OUT input can be left full swing of 3.3V to half swing of about 1.65V can prevent  
signal interfere with power rail and may reduce noise. Please  
floating. The edge rate can be as slow as 10ns. If the incom-  
ing signal has sharp edge rate and the signal path is a long refer to the LVCMOS driver data sheet and application note  
trace, proper termination for the driver and controlled char- for amplitude reduction and termination approach.  
3.3V  
C1  
XTAL_I N  
0.1uF  
LVCMOS_Driver  
XTAL_OU T  
Cry stal Interface  
Figure 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE  
RECOMMENDATIONS FOR UNUSED INPUT PINS  
INPUTS:  
LVCMOS CONTROL PINS:  
All control pins have internal pull-ups or pull-downs; additional  
resistance is not required but can be added for additional  
protection. A 1kΩ resistor can be used.  
84330BV  
www.icst.com/products/hiperclocks.html  
REV.C MAY 16, 2006  
8

与84330BYT相关器件

型号 品牌 描述 获取价格 数据表
84330CI IDT 720MHz, Low Jitter, Crystal-to-LVPECL Frequency Synthesizer

获取价格

84330CM-01 IDT Clock Generator, 700MHz, PDSO28, 7.50 X 18.05 MM, 2.25 MM HEIGHT, MS-013, MS-119, SOIC-28

获取价格

84330CM-01LF IDT Clock Generator, 700MHz, PDSO28, 7.50 X 18.05 MM, 2.25 MM HEIGHT, ROHS COMPLIANT, MS-013,

获取价格

84330CM-01LFT IDT Clock Generator, 700MHz, PDSO28, 7.50 X 18.05 MM, 2.25 MM HEIGHT, ROHS COMPLIANT, MS-013,

获取价格

84330CVILF IDT 720MHz, Low Jitter, Crystal-to-LVPECL Frequency Synthesizer

获取价格

84330CVILFT IDT 720MHz, Low Jitter, Crystal-to-LVPECL Frequency Synthesizer

获取价格