5秒后页面跳转
80C52-12 PDF预览

80C52-12

更新时间: 2024-02-02 04:54:34
品牌 Logo 应用领域
TEMIC /
页数 文件大小 规格书
20页 221K
描述
CMOS 0 to 44 MHz Single Chip 8?bit Microntroller

80C52-12 技术参数

生命周期:Obsolete零件包装代码:QFP
包装说明:QCCJ,针数:44
Reach Compliance Code:unknownECCN代码:3A001.A.2.C
HTS代码:8542.31.00.01风险等级:5.78
Is Samacsys:N具有ADC:NO
地址总线宽度:16位大小:8
最大时钟频率:12 MHzDAC 通道:NO
DMA 通道:NO外部数据总线宽度:8
JESD-30 代码:S-CQCC-J44JESD-609代码:e3
长度:16.4465 mmI/O 线路数量:32
端子数量:44最高工作温度:125 °C
最低工作温度:-55 °CPWM 通道:NO
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:QCCJ
封装形状:SQUARE封装形式:CHIP CARRIER
认证状态:Not QualifiedROM可编程性:MROM
座面最大高度:4.83 mm速度:12 MHz
最大压摆率:35 mA最大供电电压:5.5 V
最小供电电压:4.5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:TIN端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
宽度:16.4465 mmuPs/uCs/外围集成电路类型:MICROCONTROLLER
Base Number Matches:1

80C52-12 数据手册

 浏览型号80C52-12的Datasheet PDF文件第11页浏览型号80C52-12的Datasheet PDF文件第12页浏览型号80C52-12的Datasheet PDF文件第13页浏览型号80C52-12的Datasheet PDF文件第15页浏览型号80C52-12的Datasheet PDF文件第16页浏览型号80C52-12的Datasheet PDF文件第17页 
80C32/80C52  
Note 1 : ICC is measured with all output pins  
disconnected ; XTAL1 driven with TCLCH, TCHCL =  
5 ns, VIL = VSS + .5 V, VIH = VCC –.5 V ; XTAL2  
N.C. ; EA = RST = Port 0 = VCC. ICC would be slighty  
higher if a crystal oscillator used.  
Figure 9. ICC Test Condition, Idle Mode.  
All other pins are disconnected.  
Idle ICC is measured with all output pins disconnected ;  
XTAL1 driven with TCLCH, TCHCL = 5 ns, VIL =  
VSS + 5 V, VIH = VCC –.5 V ; XTAL2 N.C ; Port 0 =  
VCC ; EA = RST = VSS.  
Power Down ICC is measured with all output pins  
disconnected ; EA = PORT 0 = VCC ; XTAL2 N.C. ;  
RST = VSS.  
Note 2 : Capacitance loading on Ports 0 and 2 may cause  
spurious noise pulses to be superimposed on the VOLS of  
ALE and Ports 1 and 3. The noise is due to external bus  
capacitance discharging into the Port 0 and Port 2 pins  
when these pins make 1 to 0 transitions during bus  
operations. In the worst cases (capacitive loading 100  
pF), the noise pulse on the ALE line may exceed 0.45 V  
may exceed 0,45 V with maxi VOL peak 0.6 V. A Schmitt  
Trigger use is not necessary.  
Figure 10. ICC Test Condition, Active Mode.  
All other pins are disconnected.  
Figure 11. ICC Test Condition, Power Down Mode.  
All other pins are disconnected.  
Figure 12. Clock Signal Waveform for ICC Tests in Active and Idle Modes. TCLCH = TCHCL = 5 ns.  
14  
MATRA MHS  
Rev. G (14 Jan. 97)  

与80C52-12相关器件

型号 品牌 获取价格 描述 数据表
80C52-12/BMA ETC

获取价格

8-Bit Microcontroller
80C52-12D TEMIC

获取价格

CMOS 0 to 44 MHz Single-chip 8 Bit Microcontroller
80C52-12R TEMIC

获取价格

CMOS 0 to 44 MHz Single-chip 8 Bit Microcontroller
80C52-16 TEMIC

获取价格

CMOS 0 to 44 MHz Single Chip 8?bit Microntroller
80C52-16/BMA ETC

获取价格

8-Bit Microcontroller
80C52-16/BQA ETC

获取价格

8-Bit Microcontroller
80C52-16D TEMIC

获取价格

CMOS 0 to 44 MHz Single-chip 8 Bit Microcontroller
80C52-16R TEMIC

获取价格

CMOS 0 to 44 MHz Single-chip 8 Bit Microcontroller
80C52-20 TEMIC

获取价格

CMOS 0 to 44 MHz Single Chip 8?bit Microntroller
80C52-20D TEMIC

获取价格

CMOS 0 to 44 MHz Single-chip 8 Bit Microcontroller