5秒后页面跳转
7B991 PDF预览

7B991

更新时间: 2024-01-04 05:31:17
品牌 Logo 应用领域
麦斯威 - MAXWELL 时钟
页数 文件大小 规格书
17页 246K
描述
Programmable Skew Clock Buffer (PSCB)

7B991 技术参数

生命周期:Active包装说明:RAD PAK, DFP-16
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.6输入调节:STANDARD
JESD-30 代码:R-XDFP-F32长度:20.828 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER功能数量:1
反相输出次数:端子数量:32
实输出次数:8最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:UNSPECIFIED
封装代码:DFP封装形状:RECTANGULAR
封装形式:FLATPACK认证状态:Not Qualified
Same Edge Skew-Max(tskwd):1.2 ns座面最大高度:3.7338 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
温度等级:INDUSTRIAL端子形式:FLAT
端子节距:1.27 mm端子位置:DUAL
宽度:12.192 mm最小 fmax:80 MHz
Base Number Matches:1

7B991 数据手册

 浏览型号7B991的Datasheet PDF文件第5页浏览型号7B991的Datasheet PDF文件第6页浏览型号7B991的Datasheet PDF文件第7页浏览型号7B991的Datasheet PDF文件第9页浏览型号7B991的Datasheet PDF文件第10页浏览型号7B991的Datasheet PDF文件第11页 
7B991  
Programmable Skew Clock Buffer (PSCB)  
BLOCK DIAGRAM DESCRIPTION  
Phase Frequency Detector and Filter  
These two blocks accept inputs from the reference frequency (REF) input and the feedback (FB) input and generate  
correction information to control the frequency of the Voltage-Controlled Oscillator (VCO). These blocks, along with  
the VCO, form a Phase-Locked Loop (PLL) that tracks the incoming REF signal.  
VCO and Time Unit Generator  
The VCO accepts analog control inputs from the PLL filter block and generates a frequency that is used by the time  
unit generator to create discrete time units that are selected in the skew select matrix. The operational range of the  
VCO is determined by the FS control pin. The time unit (tU) is determined by the operating frequency of the device and  
the level of the FS pin as shown in Table 1.  
1
TABLE 8. 7B991 FREQUENCY RANGE SELECT AND tU CALCULATION  
2,3  
fNOM (MHZ)  
tU = 1/fNOM X N  
APPROXIMATE FREQUENCY (MHZ)  
AT WHICH tU = 1.0 ns  
FS  
WHERE N =  
MIN  
MAX  
LOW  
MID  
15  
25  
40  
30  
50  
80  
44  
26  
16  
22.7  
38.5  
62.5  
HIGH  
1. For all three state inputs. HIGH indicates a connection to V . LOW indicates a connection to GND, and MID indicates an  
CC  
open connection. Internal termination circuitry holds an unconnected input to V /2.  
CC  
2. The level to be set of FS is determined by the normaloperating frequency (fNOM) of the VCO and Time Unit Generator (see  
Logic Block Diagram). Nominal frequency (fNOM) always appears at 1Q0 and the other outputs when they are operated in their  
undivided modes (See Table 9). The frequency appearing at the REF and FB inputs will be fNOM when the output connected to  
FB is undivided. The frequency appearing at the REF and FB inputs will be fNOM/2 or fNOM/4 when the part is configured for a  
frequency multiplication by using a divided output as the FB input.  
3. When the FS pin is selected HIGH, the REF input must not transition upon power-up until VCC has reached 4.3V.  
Skew Select Matrix  
The skew select matrix is comprised of four independent sections. Each section has two low-skew, high-fanout driv-  
ers(xQ0, xQ1), and two corresponding three-level function select (xF0, xF1) inputs. Table 9 below shows the nine pos-  
sible output functions for each section as determined by the function select inputs. All times are measured with respect  
to the REF input assuming that the output connected to the FB input has 0tU selected.  
09.23.02 Rev 4  
All data sheets are subject to change without notice  
8
©2002 Maxwell Technologies.  
All rights reserved.  

与7B991相关器件

型号 品牌 描述 获取价格 数据表
7B991RPFB MAXWELL Programmable Skew Clock Buffer (PSCB)

获取价格

7B991RPFE MAXWELL Programmable Skew Clock Buffer (PSCB)

获取价格

7B991RPFI MAXWELL Programmable Skew Clock Buffer (PSCB)

获取价格

7B991RPFS MAXWELL Programmable Skew Clock Buffer (PSCB)

获取价格

7BB-12-9 MURATA EMIFIL (Capacitor type) Single Circuit Type for Signal Lines

获取价格

7BB-15-6 MURATA EMIFIL (Capacitor type) Single Circuit Type for Signal Lines

获取价格