5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 触发器/锁存器> 74VHC112MX
74VHC112MX PDF预览

74VHC112MX

更新时间： 2024-09-28 23:24:35
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器逻辑集成电路光电二极管
页数 文件大小 规格书
7页 73K
描述
J-K-Type Flip-Flop

阅读下载

中文翻译

获取价格

74VHC112MX 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Transferred零件包装代码：SOIC
包装说明：SOP, SOP16,.25针数：16
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：3.74
系列：AHC/VHCJESD-30 代码：R-PDSO-G16
JESD-609代码：e3长度：9.9 mm
负载电容（CL）：50 pF逻辑集成电路类型：J-K FLIP-FLOP
最大频率@ Nom-Sup：110000000 Hz最大I（ol）：0.008 A
湿度敏感等级：1位数：2
功能数量：2端子数量：16
最高工作温度：85 °C最低工作温度：-40 °C
输出极性：COMPLEMENTARY封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP16,.25
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
包装方法：TAPE AND REEL峰值回流温度（摄氏度）：260
电源：2/5.5 VProp。Delay @ Nom-Sup：12 ns
传播延迟（tpd）：16.5 ns认证状态：Not Qualified
座面最大高度：1.75 mm子类别：FF/Latches
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：2 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Matte Tin (Sn)端子形式：GULL WING
端子节距：1.27 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED触发器类型：NEGATIVE EDGE
宽度：3.9 mm最小 fmax：135 MHz

74VHC112MX 数据手册

 浏览型号74VHC112MX的Datasheet PDF文件第2页浏览型号74VHC112MX的Datasheet PDF文件第3页浏览型号74VHC112MX的Datasheet PDF文件第4页浏览型号74VHC112MX的Datasheet PDF文件第5页浏览型号74VHC112MX的Datasheet PDF文件第6页浏览型号74VHC112MX的Datasheet PDF文件第7页 
September 1995  
Revised April 1999  
74VHC112  
Dual J-K Flip-Flops with Preset and Clear  
Simultaneous LOW signals on PR and CLR force both Q  
and Q HIGH.  
General Description  
The VHC112 is an advanced high speed CMOS device  
fabricated with silicon gate CMOS technology. It achieves  
the high-speed operation similar to equivalent Bipolar  
Schottky TTL while maintaining the CMOS low power dissi-  
pation.  
An input protection circuit ensures that 0V to 7V can be  
applied to the input pins without regard to the supply volt-  
age. This device can be used to interface 5V to 3V systems  
and two supply systems such as battery backup. This cir-  
cuit prevents device destruction due to mismatched supply  
and input voltages.  
The VHC112 contains two independent, high-speed JK flip-  
flops with Direct Set and Clear inputs. Synchronous state  
changes are initiated by the falling edge of the clock. Trig-  
gering occurs at a voltage level of the clock and is not  
directly related to transition time. The J and K inputs can  
change when the clock is in either state without affecting  
the flip-flop, provided that they are in the desired state dur-  
ing the recommended setup and hold times relative to the  
falling edge of the clock. The LOW signal on PR or CLR  
prevents clocking and forces Q and Q HIGH, respectively.  
Features  
■ High speed: fMAX = 200 MHz (typ) at VCC = 5.0V  
■ Low power dissipation: ICC = 2 µA (max) at TA = 25°C  
■ High noise immunity: VNIH = VNIL = 28% VCC (min)  
■ Power down protection is provided on all inputs  
■ Pin and function compatible with 74HC112  
Ordering Code:  
Order Number Package Number  
Package Description  
74VHC112M  
74VHC112SJ  
74VHC112MTC  
74VHC112N  
M16A  
M16D  
MTC16  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagram  
Pin Descriptions  
Pin Names  
Description  
J1, J2, K1, K2  
CLK1, CLK2  
CLR1, CLR2  
PR1, PR2  
Data Inputs  
Clock Pulse Inputs (Active Falling Edge)  
Direct Clear Inputs (Active LOW)  
Direct Preset Inputs (Active LOW)  
Outputs  
Q1, Q2, Q1, Q2  
© 1999 Fairchild Semiconductor Corporation  
DS012123.prf  
www.fairchildsemi.com  
1234567

中文翻译

下载PDF

74VHC112MX 替代型号

型号 品牌 替代类型 描述 数据表
74VHC112MTCX FAIRCHILD

完全替代

 J-K-Type Flip-Flop
74VHC112MTC FAIRCHILD

完全替代

 Dual J-K Flip-Flops with Preset and Clear
74VHC112M FAIRCHILD

完全替代

 Dual J-K Flip-Flops with Preset and Clear

与74VHC112MX相关器件

型号 品牌 获取价格 描述 数据表
74VHC112MX_NL FAIRCHILD

获取价格

 		J-K Flip-Flop, AHC/VHC Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Outpu
74VHC112N FAIRCHILD

获取价格

 		Dual J-K Flip-Flops with Preset and Clear
74VHC112N TI

获取价格

 		AHC/VHC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16,
74VHC112SJ FAIRCHILD

获取价格

 		Dual J-K Flip-Flops with Preset and Clear
74VHC112SJ TI

获取价格

 		AHC/VHC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
74VHC112SJX FAIRCHILD

获取价格

 		J-K-Type Flip-Flop
74VHC112SJX TI

获取价格

 		AHC/VHC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
74VHC123A FAIRCHILD

获取价格

 		Dual Retriggerable Monostable Multivibrator
74VHC123A_07 FAIRCHILD

获取价格

 		Dual Retriggerable Monostable Multivibrator
74VHC123AFT TOSHIBA

获取价格

 		Dual Monostable Multivibrator, TSSOP16B

与74VHC112MX相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证