5秒后页面跳转
74LVT273PW,112 PDF预览

74LVT273PW,112

更新时间: 2024-11-25 14:40:15
品牌 Logo 应用领域
恩智浦 - NXP 信息通信管理光电二极管逻辑集成电路触发器
页数 文件大小 规格书
17页 109K
描述
74LVT273 - 3.3 V octal D-type flip-flop TSSOP2 20-Pin

74LVT273PW,112 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:TSSOP2针数:20
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.36Is Samacsys:N
系列:LVTJESD-30 代码:R-PDSO-G20
JESD-609代码:e4长度:6.5 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:150000000 Hz最大I(ol):0.064 A
湿度敏感等级:1位数:8
功能数量:1端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP20,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
最大电源电流(ICC):12 mAProp。Delay @ Nom-Sup:5.5 ns
传播延迟(tpd):5.9 ns认证状态:Not Qualified
座面最大高度:1.1 mm子类别:FF/Latches
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:POSITIVE EDGE
宽度:4.4 mm最小 fmax:150 MHz
Base Number Matches:1

74LVT273PW,112 数据手册

 浏览型号74LVT273PW,112的Datasheet PDF文件第2页浏览型号74LVT273PW,112的Datasheet PDF文件第3页浏览型号74LVT273PW,112的Datasheet PDF文件第4页浏览型号74LVT273PW,112的Datasheet PDF文件第5页浏览型号74LVT273PW,112的Datasheet PDF文件第6页浏览型号74LVT273PW,112的Datasheet PDF文件第7页 
74LVT273  
3.3 V octal D-type flip-flop  
Rev. 03 — 10 September 2008  
Product data sheet  
1. General description  
The 74LVT273 is a high-performance BiCMOS product designed for VCC operation at  
3.3 V.  
This device has eight edge-triggered D-type flip-flops with individual D inputs and Q  
outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset  
(clear) all flip-flops simultaneously.  
The register is fully edge-triggered. The state of each D input, one setup time before the  
LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop’s Q output.  
All outputs will be forced LOW independent of the clock or data inputs by a LOW voltage  
level on the MR input. The device is useful for applications where only the true output is  
required and the CP and MR are common elements.  
2. Features  
I Eight edge-triggered D-type flip-flops  
I Buffered common clock and asynchronous master reset  
I Input and output interface capability to systems at 5 V supply  
I TTL input and output switching levels  
I Input and output interface capability to systems at 5 V supply  
I Output capability: +64 mA/32 mA  
I Latch-up protection  
N JESD78 Class II exceeds 500 mA  
I ESD protection:  
N HBM JESD22-A114E exceeds 2000 V  
N MM JESD22-A115-A exceeds 200 V  
I Bus-hold data inputs eliminate the need for external pull-up resistors for unused inputs  
I Live insertion/extraction permitted  
I Power-up reset  
I No bus current loading when output is tied to 5 V bus  
 
 

74LVT273PW,112 替代型号

型号 品牌 替代类型 描述 数据表
74LVT273D,118 NXP

完全替代

74LVT273 - 3.3 V octal D-type flip-flop SOP 20-Pin
74LVT273D NXP

完全替代

3.3V Octal D flip-flop

与74LVT273PW,112相关器件

型号 品牌 获取价格 描述 数据表
74LVT273PW,118 NXP

获取价格

74LVT273 - 3.3 V octal D-type flip-flop TSSOP2 20-Pin
74LVT273PWDH NXP

获取价格

3.3V Octal D flip-flop
74LVT273PWDH-T NXP

获取价格

IC LVT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, FF/Latch
74LVT273PW-T ETC

获取价格

Octal D-Type Flip-Flop
74LVT2952 NXP

获取价格

3.3V LVT octal registered transceiver 3-State
74LVT2952D NXP

获取价格

3.3V LVT octal registered transceiver 3-State
74LVT2952DB NXP

获取价格

3.3V LVT octal registered transceiver 3-State
74LVT2952DB,118 NXP

获取价格

74LVT2952 - 3.3 V Octal registered transceiver; 3-state SSOP2 24-Pin
74LVT2952DB-T ETC

获取价格

Single 8-bit Bus Transceiver
74LVT2952D-Q100J NXP

获取价格

74LVT2952-Q100 - 3.3 V Octal registered transceiver; 3-State SOP 24-Pin