5秒后页面跳转
74LVC3G04DP-Q100H PDF预览

74LVC3G04DP-Q100H

更新时间: 2024-01-09 02:11:09
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
14页 113K
描述
74LVC3G04-Q100 - Triple inverter TSSOP 8-Pin

74LVC3G04DP-Q100H 技术参数

是否Rohs认证:符合生命周期:Transferred
零件包装代码:TSSOP包装说明:3 MM, PLASTIC, SOT505-2, TSSOP-8
针数:8Reach Compliance Code:compliant
风险等级:5.78Is Samacsys:N
Base Number Matches:1

74LVC3G04DP-Q100H 数据手册

 浏览型号74LVC3G04DP-Q100H的Datasheet PDF文件第2页浏览型号74LVC3G04DP-Q100H的Datasheet PDF文件第3页浏览型号74LVC3G04DP-Q100H的Datasheet PDF文件第4页浏览型号74LVC3G04DP-Q100H的Datasheet PDF文件第5页浏览型号74LVC3G04DP-Q100H的Datasheet PDF文件第6页浏览型号74LVC3G04DP-Q100H的Datasheet PDF文件第7页 
74LVC3G04-Q100  
Triple inverter  
Rev. 1 — 14 May 2013  
Product data sheet  
1. General description  
The 74LVC3G04-Q100 provides three inverting buffers.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these  
devices as translators in a mixed 3.3 V and 5 V environment.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing a damaging backflow current through the device  
when it is powered down.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant outputs for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Multiple package options  
 
 

与74LVC3G04DP-Q100H相关器件

型号 品牌 获取价格 描述 数据表
74LVC3G04GD NXP

获取价格

Triple inverter
74LVC3G04GF NXP

获取价格

LVC/LCX/Z SERIES, TRIPLE 1-INPUT INVERT GATE, PDSO8, 1.35 X 1 MM, 0.50 MM HEIGHT, MO-252,
74LVC3G04GF,115 NXP

获取价格

74LVC3G04 - Triple inverter@en-us SON 8-Pin
74LVC3G04GM NXP

获取价格

Triple inverter
74LVC3G04GM,125 NXP

获取价格

74LVC3G04 - Triple inverter QFN 8-Pin
74LVC3G04GN NEXPERIA

获取价格

Triple inverterProduction
74LVC3G04GS NXP

获取价格

LVC/LCX/Z SERIES, TRIPLE 1-INPUT INVERT GATE, PDSO8, 1.35 X 1 MM, 0.35 MM HEIGHT, 0.35 MM
74LVC3G04GS NEXPERIA

获取价格

Triple inverterProduction
74LVC3G04GT NXP

获取价格

Triple inverter
74LVC3G04GT NEXPERIA

获取价格

Triple inverterProduction