5秒后页面跳转
74LVC240ADB,112 PDF预览

74LVC240ADB,112

更新时间: 2024-09-25 14:40:15
品牌 Logo 应用领域
恩智浦 - NXP 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
17页 210K
描述
74LVC240A - Octal buffer/line driver with 5 V tolerant inputs/outputs; inverting; 3-state SSOP2 20-Pin

74LVC240ADB,112 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SSOP2包装说明:5.30 MM, PLASTIC, MO-150, SOT-339-1, SSOP-20
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.2
控制类型:ENABLE LOW系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:7.2 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.024 A
湿度敏感等级:1位数:4
功能数量:2端口数量:2
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装等效代码:SSOP20,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
包装方法:TUBE峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:6.5 ns
传播延迟(tpd):7.5 ns认证状态:Not Qualified
座面最大高度:2 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.2 V
标称供电电压 (Vsup):2.7 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:5.3 mm
Base Number Matches:1

74LVC240ADB,112 数据手册

 浏览型号74LVC240ADB,112的Datasheet PDF文件第2页浏览型号74LVC240ADB,112的Datasheet PDF文件第3页浏览型号74LVC240ADB,112的Datasheet PDF文件第4页浏览型号74LVC240ADB,112的Datasheet PDF文件第5页浏览型号74LVC240ADB,112的Datasheet PDF文件第6页浏览型号74LVC240ADB,112的Datasheet PDF文件第7页 
74LVC240A  
Octal buffer/line driver with 5 V tolerant inputs/outputs;  
inverting; 3-state  
Rev. 8 — 29 November 2011  
Product data sheet  
1. General description  
The 74LVC240A is an octal inverting buffer/line driver with 3-state outputs. The 3-state  
outputs are controlled by the output enable inputs 1OE and 2OE. A HIGH on nOE causes  
the outputs to assume a high-impedance OFF-state. Schmitt trigger action at all inputs  
makes the circuit highly tolerant of slower input rise and fall times.  
Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be  
applied to the outputs. These features allow the use of these devices as translators in  
mixed 3.3 V or 5 V applications.  
The 74LVC240A is functionally identical to the 74LVC244A except that the 244 has  
non-inverting outputs.  
2. Features and benefits  
5 V tolerant inputs for interlacing with 5 V logic  
Supply voltage range from 1.2 V to 3.6 V  
CMOS low power consumption  
Direct interface with TTL levels  
High-impedance when VCC = 0 V  
Complies with JEDEC standard:  
JESD8-7A (1.65 V to 1.95 V)  
JESD8-5A (2.3 V to 2.7 V)  
JESD8-C/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115B exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Specified from 40 C to +85 C and 40 C to +125 C  
 
 

74LVC240ADB,112 替代型号

型号 品牌 替代类型 描述 数据表
74LCX240MSA FAIRCHILD

功能相似

Low Voltage Octal Buffer/Line Driver with 5V Tolerant Inputs and Outputs

与74LVC240ADB,112相关器件

型号 品牌 获取价格 描述 数据表
74LVC240ADB-T PHILIPS

获取价格

Bus Driver, 2-Func, 4-Bit, Inverted Output, CMOS, PDSO20
74LVC240AD-T PHILIPS

获取价格

Bus Driver, 2-Func, 4-Bit, Inverted Output, CMOS, PDSO20
74LVC240AD-T NXP

获取价格

IC LVC/LCX/Z SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, 7.50 MM, PLASTIC, MS-013,
74LVC240APW NXP

获取价格

Octal buffer/line driver with 5-volt tolerant inputs/outputs; inverting 3-State
74LVC240APW NEXPERIA

获取价格

Octal buffer/line driver with 5 V tolerant inputs/outputs; inverting; 3-stateProduction
74LVC240APW,118 NXP

获取价格

74LVC240A - Octal buffer/line driver with 5 V tolerant inputs/outputs; inverting; 3-state
74LVC240APWDH NXP

获取价格

暂无描述
74LVC240APWDH-T NXP

获取价格

暂无描述
74LVC240APW-T NXP

获取价格

IC LVC/LCX/Z SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, 4.40 MM, PLASTIC, MO-153,
74LVC240AT20-13 DIODES

获取价格

Bus Driver, LVC/LCX/Z Series, 2-Func, 4-Bit, Inverted Output, CMOS, PDSO20, TSSOP-20