5秒后页面跳转
74LVC138AD,112 PDF预览

74LVC138AD,112

更新时间: 2023-02-15 00:00:00
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
16页 167K
描述
74LVC138A - 3-to-8 line decoder/demultiplexer; inverting SOP 16-Pin

74LVC138AD,112 数据手册

 浏览型号74LVC138AD,112的Datasheet PDF文件第4页浏览型号74LVC138AD,112的Datasheet PDF文件第5页浏览型号74LVC138AD,112的Datasheet PDF文件第6页浏览型号74LVC138AD,112的Datasheet PDF文件第8页浏览型号74LVC138AD,112的Datasheet PDF文件第9页浏览型号74LVC138AD,112的Datasheet PDF文件第10页 
74LVC138A  
NXP Semiconductors  
3-to-8 line decoder/demultiplexer; inverting  
Table 7.  
Dynamic characteristics …continued  
Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 8.  
Symbol Parameter  
Conditions  
40 C to +85 C  
40 C to +125 C Unit  
Min Max  
Min  
Typ[1]  
Max  
[4]  
CPD  
power dissipation  
capacitance  
VI = GND to VCC  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
-
-
-
9.9  
-
-
-
pF  
pF  
pF  
15.8  
21.1  
[1] Typical values are measured at Tamb = 25 C and VCC = 1.2 V, 1.8 V, 2.5 V, 2.7 V, and 3.3 V respectively.  
[2] tpd is the same as tPLH and tPHL  
[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.  
[4] PD is used to determine the dynamic power dissipation (PD in W).  
.
C
PD = CPD VCC2 fi N + (CL VCC2 fo) where:  
fi = input frequency in MHz; fo = output frequency in MHz  
CL = output load capacitance in pF  
VCC = supply voltage in V  
N = number of inputs switching  
(CL VCC2 fo) = sum of outputs  
11. Waveforms  
V
V
CC  
CC  
E1, E2  
input  
An, E3  
input  
V
M
V
M
GND  
GND  
t
t
PLH  
t
t
PLH  
PHL  
PHL  
V
V
OH  
OH  
Yn  
output  
Yn  
output  
V
V
M
M
V
V
OL  
OL  
t
t
t
t
THL  
TLH  
mna374  
THL  
TLH  
mna373  
VM = 1.5 V at VCC 2.7 V;  
VM = 1.5 V at VCC 2.7 V;  
VM = 0.5 VCC at VCC < 2.7 V;  
VM = 0.5 VCC at VCC < 2.7 V;  
VOL and VOH are typical output voltage levels that occur  
with the output load.  
VOL and VOH are typical output voltage levels that occur  
with the output load.  
Fig 6. The inputs An, E3 to outputs Yn propagation  
delays  
Fig 7. The inputs En to outputs Yn propagation  
delays  
74LVC138A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 5 — 19 October 2011  
7 of 16  

与74LVC138AD,112相关器件

型号 品牌 描述 获取价格 数据表
74LVC138AD/T3 NXP IC LVC/LCX/Z SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, 3.90 MM, PLASTIC, MS-0

获取价格

74LVC138ADB NXP 3-to-8 line decoder/demultiplexer; inverting

获取价格

74LVC138ADB,112 NXP 74LVC138A - 3-to-8 line decoder/demultiplexer; inverting SSOP1 16-Pin

获取价格

74LVC138ADB-T ETC 3-To-8-Line Demultiplexer

获取价格

74LVC138AD-Q100 NEXPERIA 3-to-8 line decoder/demultiplexer; inverting

获取价格

74LVC138AD-T ETC 3-To-8-Line Demultiplexer

获取价格