74LV595PW,118 PDF预览

74LV595PW,118

更新时间: 2025-09-25 19:14:43
品牌 Logo 应用领域
安世 - NEXPERIA 移位寄存器
页数 文件大小 规格书
20页 819K
描述
类型:移位寄存器 ;功能单元数:1 ;位数(bit):8 ;最小工作电压(V):1V;最大工作电压(V):3.6V;元器件封装:16-TSSOP;

74LV595PW,118 数据手册

 浏览型号74LV595PW,118的Datasheet PDF文件第2页浏览型号74LV595PW,118的Datasheet PDF文件第3页浏览型号74LV595PW,118的Datasheet PDF文件第4页浏览型号74LV595PW,118的Datasheet PDF文件第5页浏览型号74LV595PW,118的Datasheet PDF文件第6页浏览型号74LV595PW,118的Datasheet PDF文件第7页 
74LV595  
8-bit serial-in/serial-out or parallel-out shift register; 3-state  
Rev. 4 — 18 March 2016  
Product data sheet  
1. General description  
The 74LV595 is an 8 stage serial shift register with a storage register and 3-state outputs.  
Both the shift and storage register have separate clocks. It is a low-voltage Si-gate CMOS  
device and is pin and functionally compatible with the 74HC595 and 74HCT595.  
Data is shifted on the positive-going transitions of the SHCP input. The data in the shift  
register is transferred to the storage register on a positive-going transition of the STCP  
input. If both clocks are connected together, the shift register will always be one clock  
pulse ahead of the storage register.  
The shift register has a serial input (DS) and a serial output (Q7S) for cascading the  
device. It is also provided with an asynchronous reset input MR (active LOW) for all 8 shift  
register stages. The storage register has 8 parallel 3-state bus driver outputs. Data in the  
storage register appears at the output whenever the output enable input (OE) is LOW.  
2. Features and benefits  
Optimized for low voltage applications: 1.0 V to 3.6 V  
Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V  
Typical output ground bounce < 0.8 V at VCC = 3.3 V and Tamb = 25 C  
Typical HIGH-level output voltage (VOH) undershoot: > 2 V at VCC = 3.3 V and  
Tamb = 25 C  
Specified from 40 C to +85 C and from 40 C to +125 C  
Has a shift register with direct clear  
Multiple package options  
Output capability:  
Parallel outputs; bus driver  
serial output; standard  
ESD protection:  
HBM JESD22-A114E exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
3. Applications  
Serial-to-parallel data conversion  
Remote control holding register  

74LV595PW,118 替代型号

型号 品牌 替代类型 描述 数据表
74LV595PW NEXPERIA

完全替代

8-bit serial-in/serial-out or parallel-out shift register; 3-stateProduction

与74LV595PW,118相关器件

型号 品牌 获取价格 描述 数据表
74LV595PW-T PHILIPS

获取价格

Shift Register, 8-Bit, CMOS, PDSO14,
74LV595PWDH NXP

获取价格

8-bit serial-in/serial or parallel-out shift register with output latches 3-State
74LV595PWDH-T NXP

获取价格

IC LV/LV-A/LVX/H SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, P
74LV688 NXP

获取价格

8-bit magnitude comparator
74LV688D NXP

获取价格

8-bit magnitude comparator
74LV688D-T PHILIPS

获取价格

Identity Comparator, CMOS, PDSO20,
74LV688DB NXP

获取价格

8-bit magnitude comparator
74LV688DB-T ETC

获取价格

Identity Comparator
74LV688N NXP

获取价格

8-bit magnitude comparator
74LV688PW NXP

获取价格

8-bit magnitude comparator