5秒后页面跳转
74LV4020PW PDF预览

74LV4020PW

更新时间: 2024-11-07 06:31:55
品牌 Logo 应用领域
恩智浦 - NXP 计数器
页数 文件大小 规格书
20页 108K
描述
14-stage binary ripple counter

74LV4020PW 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:TSSOP, TSSOP16,.25
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.4
其他特性:OUTPUTS FROM 12 STAGES AVAILABLE计数方向:UP
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-G16
长度:5 mm负载电容(CL):50 pF
负载/预设输入:NO逻辑集成电路类型:BINARY COUNTER
最大频率@ Nom-Sup:20000000 Hz最大I(ol):0.006 A
工作模式:ASYNCHRONOUS湿度敏感等级:1
位数:14功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
传播延迟(tpd):54 ns认证状态:Not Qualified
座面最大高度:1.1 mm子类别:Counters
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
触发器类型:NEGATIVE EDGE宽度:4.4 mm
最小 fmax:36 MHzBase Number Matches:1

74LV4020PW 数据手册

 浏览型号74LV4020PW的Datasheet PDF文件第2页浏览型号74LV4020PW的Datasheet PDF文件第3页浏览型号74LV4020PW的Datasheet PDF文件第4页浏览型号74LV4020PW的Datasheet PDF文件第5页浏览型号74LV4020PW的Datasheet PDF文件第6页浏览型号74LV4020PW的Datasheet PDF文件第7页 
74LV4020  
14-stage binary ripple counter  
Rev. 01 — 29 November 2005  
Product data sheet  
1. General description  
The 74LV4020 is a low-voltage Si-gate CMOS device and is pin and function compatible  
with the 74HC4020 and 74HCT4020.  
The 74LV4020 is a 14-stage binary ripple counter with a clock input (CP), an overriding  
asynchronous master reset input (MR) and 12 fully buffered parallel outputs (Q0, and  
Q3 to Q13).  
The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all  
counter stages and forces all outputs LOW, independent of the state of CP.  
Each counter stage is a static toggle flip-flop.  
2. Features  
Optimized for low-voltage applications: 1.0 V to 5.5 V  
Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V  
Typical LOW-level output voltage (peak) or output ground bounce: VOL(p) < 0.8 V at  
VCC = 3.3 V and Tamb = 25 °C  
Typical HIGH-level output voltage (valley) or output VOH undershoot: VOH(v) > 2 V at  
VCC = 3.3 V and Tamb = 25 °C  
ESD protection:  
HBM EIA/JESD22-A114-C exceeds 2000 V  
MM EIA/JESD22-A115-A exceeds 200 V.  
Multiple package options  
Specified from 40 °C to +80 °C and from 40 °C to +125 °C.  
3. Applications  
Frequency dividing circuits  
Time delay circuits  
Control counters  

74LV4020PW 替代型号

型号 品牌 替代类型 描述 数据表
74LV4060PW NXP

类似代替

14-stage binary ripple counter with oscillator

与74LV4020PW相关器件

型号 品牌 获取价格 描述 数据表
74LV4020PW,112 NXP

获取价格

74LV4020 - 14-stage binary ripple counter TSSOP 16-Pin
74LV4020PWDH NXP

获取价格

IC LV/LV-A/LVX/H SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, PDSO16, PL
74LV4020PWDH-T NXP

获取价格

IC LV/LV-A/LVX/H SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, PDSO16, PL
74LV4020PW-T ETC

获取价格

Asynchronous Up Counter
74LV4040 NXP

获取价格

12-stage binary ripple counter
74LV4040A TI

获取价格

12-BIT ASYNCHRONOUS BINARY COUNTERS
74LV4040D NXP

获取价格

12-stage binary ripple counter
74LV4040DB NXP

获取价格

12-stage binary ripple counter
74LV4040DB-T ETC

获取价格

Asynchronous Up Counter
74LV4040D-T ETC

获取价格

Asynchronous Up Counter