5秒后页面跳转
74HCT573PW,112 PDF预览

74HCT573PW,112

更新时间: 2024-01-13 23:08:12
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
21页 154K
描述
74HC(T)573 - Octal D-type transparent latch; 3-state TSSOP2 20-Pin

74HCT573PW,112 技术参数

是否Rohs认证:符合生命周期:Transferred
零件包装代码:TSSOP2包装说明:TSSOP, TSSOP20,.25
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.18
Is Samacsys:N其他特性:BROADSIDE VERSION OF 373
系列:HCTJESD-30 代码:R-PDSO-G20
JESD-609代码:e4长度:6.5 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.006 A湿度敏感等级:1
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP20,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TUBE
峰值回流温度(摄氏度):260电源:5 V
Prop。Delay @ Nom-Sup:53 ns传播延迟(tpd):53 ns
认证状态:Not Qualified座面最大高度:1.1 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mmBase Number Matches:1

74HCT573PW,112 数据手册

 浏览型号74HCT573PW,112的Datasheet PDF文件第2页浏览型号74HCT573PW,112的Datasheet PDF文件第3页浏览型号74HCT573PW,112的Datasheet PDF文件第4页浏览型号74HCT573PW,112的Datasheet PDF文件第6页浏览型号74HCT573PW,112的Datasheet PDF文件第7页浏览型号74HCT573PW,112的Datasheet PDF文件第8页 
74HC573; 74HCT573  
NXP Semiconductors  
Octal D-type transparent latch; 3-state  
6. Functional description  
Table 3.  
Function table[1]  
Operating mode  
Control  
Input  
Internal  
latches  
Output  
OE  
LE  
Dn  
L
H
l
Qn  
L
Enable and read register (transparent  
mode)  
L
H
L
H
L
H
L
Latch and read register  
L
L
L
h
l
H
L
H
Z
Latch register and disable outputs  
H
h
H
Z
[1] H = HIGH voltage level;  
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;  
L = LOW voltage level;  
l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition;  
Z = high-impedance OFF-state.  
7. Limiting values  
Table 4.  
Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).  
Symbol  
VCC  
IIK  
Parameter  
Conditions  
Min  
Max  
+7  
Unit  
V
supply voltage  
0.5  
input clamping current  
output clamping current  
output current  
VI < 0.5 V or VI > VCC + 0.5 V  
VO < 0.5 V or VO > VCC + 0.5 V  
VO = 0.5 V to (VCC + 0.5 V)  
-
20  
20  
35  
+70  
70  
+150  
750  
500  
mA  
mA  
mA  
mA  
mA  
C  
IOK  
-
IO  
-
ICC  
supply current  
-
IGND  
Tstg  
Ptot  
ground current  
-
storage temperature  
total power dissipation  
65  
[1]  
[2]  
DIP20 package  
-
-
mW  
mW  
SO20, SSOP20, TSSOP20 and  
DHVQFN20 packages  
[1] For DIP20 package: Ptot derates linearly with 12 mW/K above 70 C.  
[2] For SO20: Ptot derates linearly with 8 mW/K above 70 C.  
For SSOP20 and TSSOP20 packages: Ptot derates linearly with 5.5 mW/K above 60 C.  
For DHVQFN20 package: Ptot derates linearly with 4.5 mW/K above 60 C.  
74HC_HCT573  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 5 — 15 August 2012  
5 of 21  
 
 
 
 
 

与74HCT573PW,112相关器件

型号 品牌 描述 获取价格 数据表
74HCT573PW,118 NXP 74HC(T)573 - Octal D-type transparent latch; 3-state TSSOP2 20-Pin

获取价格

74HCT573PW-Q100 NXP Octal D-type transparent latch; 3-state

获取价格

74HCT573PW-Q100 NEXPERIA Octal D-type transparent latch; 3-stateProduction

获取价格

74HCT573PW-T NXP HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 4.40 MM, PLASTIC, MO-153, SOT-360-1, TSSOP-

获取价格

74HCT573-Q100 NXP Octal D-type transparent latch; 3-state

获取价格

74HCT574 NXP Octal D-type flip-flop; positive edge-trigger; 3-state

获取价格