5秒后页面跳转
74HCT564D PDF预览

74HCT564D

更新时间: 2024-01-16 21:38:29
品牌 Logo 应用领域
恩智浦 - NXP 触发器逻辑集成电路
页数 文件大小 规格书
7页 62K
描述
Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

74HCT564D 技术参数

生命周期:Obsolete包装说明:DIP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.54其他特性:BROADSIDE VERSION OF 534
系列:HCTJESD-30 代码:R-PDIP-T20
长度:26.73 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装形状:RECTANGULAR
封装形式:IN-LINE传播延迟(tpd):53 ns
认证状态:Not Qualified座面最大高度:4.2 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:AUTOMOTIVE
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL宽度:7.62 mm
Base Number Matches:1

74HCT564D 数据手册

 浏览型号74HCT564D的Datasheet PDF文件第1页浏览型号74HCT564D的Datasheet PDF文件第3页浏览型号74HCT564D的Datasheet PDF文件第4页浏览型号74HCT564D的Datasheet PDF文件第5页浏览型号74HCT564D的Datasheet PDF文件第6页浏览型号74HCT564D的Datasheet PDF文件第7页 
Philips Semiconductors  
Product specification  
Octal D-type flip-flop; positive-edge  
trigger; 3-state; inverting  
74HC/HCT564  
The 74HC/HCT564 are octal D-type flip-flops featuring  
separate D-type inputs for each flip-flop and inverting  
3-state outputs for bus oriented applications. A clock (CP)  
and an output enable (OE) input are common to all  
flip-flops.  
FEATURES  
3-state inverting outputs for bus oriented applications  
8-bit positive-edge triggered register  
Common 3-state output enable input  
Independent register and 3-state buffer operation  
Output capability: bus driver  
The 8 flip-flops will store the state of their individual  
D-inputs that meet the set-up and hold times requirements  
on the LOW-to-HIGH CP transition.  
When OE is LOW, the contents of the 8 flip-flops are  
available at the outputs.  
ICC category: MSI  
When OE is HIGH, the outputs go to the high impedance  
OFF-state. Operation of the OE input does not affect the  
state of the flip-flops.  
GENERAL DESCRIPTION  
The 74HC/HCT564 are high-speed Si-gate CMOS devices  
and are pin compatible with low power Schottky TTL  
(LSTTL). They are specified in compliance with JEDEC  
standard no. 7A.  
The “564” is functionally identical to the “574” but has  
inverting outputs. The “564” is functionally identical to the  
“534”, but has a different pinning.  
QUICK REFERENCE DATA  
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns  
TYPICAL  
SYMBOL  
PARAMETER  
CONDITIONS  
UNIT  
HC  
CL = 15 pF; VCC = 5 V 15  
127  
HCT  
tPHL/ tPLH  
fmax  
propagation delay CP to Qn  
maximum clock frequency  
input capacitance  
16  
62  
3.5  
27  
ns  
MHz  
pF  
CI  
3.5  
27  
CPD  
power dissipation capacitance per flip-flop  
notes 1 and 2  
pF  
Notes  
1. CPD is used to determine the dynamic power dissipation (PD in µW):  
2
PD = CPD × VCC2 × fi +(CL × VCC × fo) where:  
fi = input frequency in MHz  
fo = output frequency in MHz  
(CL × VCC2 × fo) = sum of outputs  
CL = output load capacitance in pF  
VCC = supply voltage in V  
2. For HC the condition is VI = GND to VCC; for HCT the condition is VI = GND to VCC 1.5 V  
ORDERING INFORMATION  
See “74HC/HCT/HCU/HCMOS Logic Package Information”.  
December 1990  
2

与74HCT564D相关器件

型号 品牌 描述 获取价格 数据表
74HCT564DB-T NXP IC HCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, Bus Driver/Transceiver

获取价格

74HCT564D-T ETC Octal D-Type Flip-Flop

获取价格

74HCT564N NXP Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

获取价格

74HCT564NB NXP IC HCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDIP20, Bus Driver/Transceiver

获取价格

74HCT564P SUPERTEX Bus Driver, 8-Func, CMOS, PDIP20

获取价格

74HCT573 NXP Octal D-type transparent latch; 3-state

获取价格