5秒后页面跳转
74HCT573BQ PDF预览

74HCT573BQ

更新时间: 2023-09-03 20:27:31
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
16页 274K
描述
Octal D-type transparent latch; 3-stateProduction

74HCT573BQ 数据手册

 浏览型号74HCT573BQ的Datasheet PDF文件第2页浏览型号74HCT573BQ的Datasheet PDF文件第3页浏览型号74HCT573BQ的Datasheet PDF文件第4页浏览型号74HCT573BQ的Datasheet PDF文件第5页浏览型号74HCT573BQ的Datasheet PDF文件第6页浏览型号74HCT573BQ的Datasheet PDF文件第7页 
74HC573; 74HCT573  
Octal D-type transparent latch; 3-state  
Rev. 8 — 10 September 2021  
Product data sheet  
1. General description  
The 74HC573; 74HCT573 is an 8-bit D-type transparent latch with 3-state outputs. The device  
features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs  
enter the latches. In this condition the latches are transparent, a latch output will change each time  
its corresponding D-input changes. When LE is LOW the latches store the information that was  
present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OE  
causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not  
affect the state of the latches. Inputs include clamp diodes. This enables the use of current limiting  
resistors to interface inputs to voltages in excess of VCC  
.
2. Features and benefits  
Wide supply voltage range from 2.0 to 6.0 V  
CMOS low power dissipation  
High noise immunity  
Input levels:  
For 74HC573: CMOS level  
For 74HCT573: TTL level  
Inputs and outputs on opposite sides of package allowing easy interface with microprocessors  
Useful as input or output port for microprocessors and microcomputers  
3-state non-inverting outputs for bus-oriented applications  
Common 3-state output enable input  
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B  
Complies with JEDEC standards:  
JESD8C (2.7 V to 3.6 V)  
JESD7A (2.0 V to 6.0 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74HC573D  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
SO20  
plastic small outline package; 20 leads;  
body width 7.5 mm  
SOT163-1  
74HCT573D  
74HC573PW  
74HCT573PW  
74HC573BQ  
74HCT573BQ  
TSSOP20  
plastic thin shrink small outline package; 20 leads;  
body width 4.4 mm  
SOT360-1  
SOT764-1  
DHVQFN20 plastic dual in-line compatible thermal enhanced  
very thin quad flat package; no leads; 20 terminals;  
body 2.5 × 4.5 × 0.85 mm  
 
 
 

与74HCT573BQ相关器件

型号 品牌 描述 获取价格 数据表
74HCT573BQ-Q100 NXP Octal D-type transparent latch; 3-state

获取价格

74HCT573BQ-Q100 NEXPERIA Octal D-type transparent latch; 3-stateProduction

获取价格

74HCT573D NXP Octal D-type transparent latch; 3-state

获取价格

74HCT573D NEXPERIA Octal D-type transparent latch; 3-stateProduction

获取价格

74HCT573D/T3 NXP HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20

获取价格

74HCT573DB NXP Octal D-type transparent latch; 3-state

获取价格