5秒后页面跳转
74HCT423PW,112 PDF预览

74HCT423PW,112

更新时间: 2024-11-20 15:32:39
品牌 Logo 应用领域
恩智浦 - NXP 时钟光电二极管逻辑集成电路
页数 文件大小 规格书
24页 298K
描述
74HC(T)423 - Dual retriggerable monostable multivibrator with reset TSSOP 16-Pin

74HCT423PW,112 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:TSSOP, TSSOP16,.25
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.83
其他特性:RETRIGGERABLE系列:HCT
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:MONOSTABLE MULTIVIBRATOR湿度敏感等级:1
数据/时钟输入次数:2功能数量:2
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:5 V传播延迟(tpd):77 ns
认证状态:Not Qualified座面最大高度:1.1 mm
子类别:Prescaler/Multivibrators最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mmBase Number Matches:1

74HCT423PW,112 数据手册

 浏览型号74HCT423PW,112的Datasheet PDF文件第2页浏览型号74HCT423PW,112的Datasheet PDF文件第3页浏览型号74HCT423PW,112的Datasheet PDF文件第4页浏览型号74HCT423PW,112的Datasheet PDF文件第5页浏览型号74HCT423PW,112的Datasheet PDF文件第6页浏览型号74HCT423PW,112的Datasheet PDF文件第7页 
74HC423; 74HCT423  
Dual retriggerable monostable multivibrator with reset  
Rev. 6 — 19 December 2011  
Product data sheet  
1. General description  
74HC423; 74HCT423 are high-speed Si-gate CMOS devices that are pin compatible with  
Low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC  
standard no. 7A.  
The 74HC423; 74HCT423 dual retriggerable monostable multivibrator with reset has two  
methods of output pulse width control.  
1. The minimum pulse width is essentially determined by the selection of an external  
resistor (REXT) and capacitor (CEXT), see Section 12.1.  
2. Once triggered, the basic output pulse width may be extended by retriggering the  
gated active LOW-going edge input (nA) or the active HIGH-going edge input (nB). By  
repeating this process, the output pulse period (nQ = HIGH, nQ = LOW) can be made  
as long as desired. When nRD is LOW, it forces the nQ output LOW, the nQ output  
HIGH and also inhibits the triggering. Figure 10 and Figure 11 illustrate pulse control  
by reset.  
The nA and nB inputs’ Schmitt trigger action makes them highly tolerant to slower input  
rise and fall times.  
The 74HC423; 74HCT423 are identical to the 74HC123; 74HCT123 except that they  
cannot be triggered via the reset input.  
2. Features and benefits  
DC triggered from active HIGH or active LOW inputs  
Retriggerable for very long pulses up to 100 % duty factor  
Direct reset terminates output pulse  
Schmitt-trigger action on all inputs except for the reset input  
Complies with JEDEC standard no. 7A  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Specified from 40 C to +85 C and from 40 C to +125 C  
 
 

74HCT423PW,112 替代型号

型号 品牌 替代类型 描述 数据表
74HCT423PW,118 NXP

功能相似

74HC(T)423 - Dual retriggerable monostable multivibrator with reset TSSOP 16-Pin

与74HCT423PW,112相关器件

型号 品牌 获取价格 描述 数据表
74HCT423PW,118 NXP

获取价格

74HC(T)423 - Dual retriggerable monostable multivibrator with reset TSSOP 16-Pin
74HCT42D NXP

获取价格

BCD to decimal decoder 1-of-10
74HCT42D,652 NXP

获取价格

74HC(T)42 - BCD to decimal decoder (1-of-10) SOP 16-Pin
74HCT42D,653 NXP

获取价格

74HC(T)42 - BCD to decimal decoder (1-of-10) SOP 16-Pin
74HCT42DB NXP

获取价格

BCD to decimal decoder 1-of-10
74HCT42DB-T NXP

获取价格

IC HCT SERIES, DECIMAL DECODER/DRIVER, INVERTED OUTPUT, PDSO16, Decoder/Driver
74HCT42D-T ETC

获取价格

BCD-To-Decimal Decoder
74HCT42N NXP

获取价格

BCD to decimal decoder 1-of-10
74HCT42PW NXP

获取价格

BCD to decimal decoder 1-of-10
74HCT42PW-T NXP

获取价格

IC HCT SERIES, DECIMAL DECODER/DRIVER, INVERTED OUTPUT, PDSO16, Decoder/Driver