5秒后页面跳转
74HCT157PW-Q100 PDF预览

74HCT157PW-Q100

更新时间: 2024-11-04 01:14:03
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
17页 782K
描述
Quad 2-input multiplexer

74HCT157PW-Q100 数据手册

 浏览型号74HCT157PW-Q100的Datasheet PDF文件第2页浏览型号74HCT157PW-Q100的Datasheet PDF文件第3页浏览型号74HCT157PW-Q100的Datasheet PDF文件第4页浏览型号74HCT157PW-Q100的Datasheet PDF文件第5页浏览型号74HCT157PW-Q100的Datasheet PDF文件第6页浏览型号74HCT157PW-Q100的Datasheet PDF文件第7页 
74HC157-Q100; 74HCT157-Q100  
Quad 2-input multiplexer  
Rev. 2 — 21 January 2015  
Product data sheet  
1. General description  
The 74HC157-Q100; 74HCT157-Q100 is a high-speed Si-gate CMOS device and is pin  
compatible with Low-power Schottky TTL. It is specified in compliance with JEDEC  
standard no. 7A.  
The 74HC/HCT157-Q100 are quad 2-input multiplexers which select 4 bits of data from  
two sources under the control of a common data select input (S). The enable input (E) is  
active LOW. When E is HIGH, all of the outputs (1Y to 4Y) are forced LOW regardless of  
all other input conditions.  
Moving the data from two groups of registers to four common output buses is a common  
use of the 74HC/HCT157-Q100. The state of the common data select input (S)  
determines the particular register from which the data comes. It can also be used as  
function generator. The device is useful for implementing highly irregular logic by  
generating any four of the 16 different functions of two variables with one variable  
common. The 74HC/HCT157-Q100 is logic implementation of a 4-pole, 2-position switch,  
where the position of the switch is determined by the logic levels applied to S.  
The logic equations are:  
1Y = E (1I1 S + 1I0 S)  
2Y = E (2I1 S + 2I0 S)  
3Y = E (3I1 S + 3I0 S)  
4Y = E (4I1 S + 4I0 S)  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Low-power dissipation  
Non-inverting data path  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Multiple package options  

与74HCT157PW-Q100相关器件

型号 品牌 获取价格 描述 数据表
74HCT157PW-Q100,11 NXP

获取价格

74HC(T)157-Q100 - Quad 2-input multiplexer TSSOP 16-Pin
74HCT158 NXP

获取价格

Quad 2-input multiplexer; inverting
74HCT158D NXP

获取价格

Quad 2-input multiplexer; inverting
74HCT158DB NXP

获取价格

IC HCT SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDSO16, Multiplexer/Dem
74HCT158DB-T NXP

获取价格

暂无描述
74HCT158D-T ETC

获取价格

2-Input Digital Multiplexer
74HCT158N NXP

获取价格

Quad 2-input multiplexer; inverting
74HCT158NB NXP

获取价格

IC HCT SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDIP16, Multiplexer/Dem
74HCT158PW-T NXP

获取价格

IC HCT SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDSO16, Multiplexer/Dem
74HCT160 NXP

获取价格

Presettable synchronous BCD decade counter; asynchronous reset