5秒后页面跳转
74HC4514DB-T PDF预览

74HC4514DB-T

更新时间: 2024-01-17 04:52:55
品牌 Logo 应用领域
恩智浦 - NXP 锁存器
页数 文件大小 规格书
9页 80K
描述
HC/UH SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDSO24, SSOP-24

74HC4514DB-T 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP, TSSOP24,.25Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.59系列:HC/UH
输入调节:LATCHEDJESD-30 代码:R-PDSO-G24
JESD-609代码:e4长度:7.8 mm
负载电容(CL):50 pF逻辑集成电路类型:OTHER DECODER/DRIVER
湿度敏感等级:1功能数量:1
端子数量:24最高工作温度:125 °C
最低工作温度:-40 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP24,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH最大电源电流(ICC):0.16 mA
传播延迟(tpd):345 ns座面最大高度:1.1 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
宽度:4.4 mmBase Number Matches:1

74HC4514DB-T 数据手册

 浏览型号74HC4514DB-T的Datasheet PDF文件第1页浏览型号74HC4514DB-T的Datasheet PDF文件第3页浏览型号74HC4514DB-T的Datasheet PDF文件第4页浏览型号74HC4514DB-T的Datasheet PDF文件第5页浏览型号74HC4514DB-T的Datasheet PDF文件第6页浏览型号74HC4514DB-T的Datasheet PDF文件第7页 
Philips Semiconductors  
Product specification  
4-to-16 line decoder/demultiplexer with  
input latches  
74HC/HCT4514  
The 74HC/HCT4514 are 4-to-16 line  
FEATURES  
decoders/demultiplexers having four binary weighted  
address inputs (A0 to A3), with latches, a latch enable input  
(LE), and an active LOW enable input (E). The 16 outputs  
(Q0 to Q15) are mutually exclusive active HIGH. When LE  
is HIGH, the selected output is determined by the data on  
An. When LE goes LOW, the last data present at An are  
stored in the latches and the outputs remain stable. When  
E is LOW, the selected output, determined by the contents  
of the latch, is HIGH. At E HIGH, all outputs are LOW. The  
enable input (E) does not affect the state of the latch.  
Non-inverting outputs  
Output capability: standard  
ICC category: MSI  
GENERAL DESCRIPTION  
The 74HC/HCT4514 are high-speed Si-gate CMOS  
devices and are pin compatible with “4514” of the “4000B”  
series. They are specified in compliance with JEDEC  
standard no. 7A.  
When the “4514” is used as a demultiplexer, E is the data  
input and A0 to A3 are the address inputs.  
QUICK REFERENCE DATA  
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns  
TYPICAL  
SYMBOL  
PARAMETER  
propagation delay An to Qn  
CONDITIONS  
UNIT  
ns  
HC  
23  
HCT  
26  
tPHL/ tPLH  
CI  
CL = 15 pF; VCC = 5 V  
input capacitance  
3.5  
44  
3.5  
45  
pF  
pF  
CPD  
power dissipation capacitance per package  
notes 1 and 2  
Notes  
1. CPD is used to determine the dynamic power dissipation (PD in µW):  
2
PD = CPD × VCC2 × fi +(CL × VCC × fo) where:  
fi = input frequency in MHz  
fo = output frequency in MHz  
(CL × VCC2 × fo) = sum of outputs  
CL = output load capacitance in pF  
VCC = supply voltage in V  
2. For HC the condition is VI = GND to VCC  
For HCT the condition is VI = GND to VCC 1.5 V  
ORDERING INFORMATION  
See “74HC/HCT/HCU/HCMOS Logic Package Information”.  
September 1993  
2

与74HC4514DB-T相关器件

型号 品牌 描述 获取价格 数据表
74HC4514D-T ETC 4-To-16-Line Demultiplexer

获取价格

74HC4514N NXP 4-to-16 line decoder/demultiplexer with input latches

获取价格

74HC4514N3 NXP IC HC/UH SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDIP24, Decoder/Driver

获取价格

74HC4514NB NXP IC HC/UH SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDIP24, Decoder/Driver

获取价格

74HC4514PW NXP HC/UH SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDSO24, SOT-355, 24 PIN

获取价格

74HC4514PW NEXPERIA 4-to-16 line decoder/demultiplexer with input latchesProduction

获取价格