5秒后页面跳转
74HC4514PW PDF预览

74HC4514PW

更新时间: 2024-01-17 02:16:05
品牌 Logo 应用领域
安世 - NEXPERIA 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
16页 271K
描述
4-to-16 line decoder/demultiplexer with input latchesProduction

74HC4514PW 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:SOIC
包装说明:TSSOP, TSSOP24,.25针数:24
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.16
其他特性:ADDRESS LATCHES系列:HC/UH
输入调节:LATCHEDJESD-30 代码:R-PDSO-G24
JESD-609代码:e4长度:7.8 mm
负载电容(CL):50 pF逻辑集成电路类型:OTHER DECODER/DRIVER
最大I(ol):0.004 A湿度敏感等级:1
功能数量:1端子数量:24
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP24,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:2/6 V
Prop。Delay @ Nom-Sup:69 ns传播延迟(tpd):69 ns
认证状态:Not Qualified座面最大高度:1.1 mm
子类别:Decoder/Drivers最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mmBase Number Matches:1

74HC4514PW 数据手册

 浏览型号74HC4514PW的Datasheet PDF文件第2页浏览型号74HC4514PW的Datasheet PDF文件第3页浏览型号74HC4514PW的Datasheet PDF文件第4页浏览型号74HC4514PW的Datasheet PDF文件第5页浏览型号74HC4514PW的Datasheet PDF文件第6页浏览型号74HC4514PW的Datasheet PDF文件第7页 
74HC4514; 74HCT4514  
4-to-16 line decoder/demultiplexer with input latches  
Rev. 4 — 15 July 2021  
Product data sheet  
1. General description  
The 74HC4514; 74HCT4514 is a 4-to-16 line decoder/demultiplexer having four binary weighted  
address inputs (A0 to A3), with latches, a latch enable input (LE), an enable input (E) and  
16 outputs (Q0 to Q15). When LE is HIGH, the selected output is determined by the data on An.  
When LE goes LOW, the last data present at An are stored in the latches and the outputs remain  
stable. When E is LOW, the selected output, determined by the contents of the latch, is HIGH.  
At E HIGH, all outputs are LOW. The enable input E does not affect the state of the latch. When  
the device is used as a demultiplexer, E is the data input and A0 to A3 are the address inputs.  
Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to  
voltages in excess of VCC  
.
The 74HCT4514 features reduced input threshold levels to allow interfacing to TTL logic levels.  
2. Features and benefits  
Wide supply voltage range from 2.0 to 6.0 V  
CMOS low power dissipation  
High noise immunity  
Input levels:  
For 74HC4514: CMOS level  
For 74HCT4514: TTL level  
16-line demultiplexing capability  
Decodes 4 binary-coded inputs into 16 mutually-exclusive outputs  
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B  
Complies with JEDEC standards  
JESD8C (2.7 V to 3.6 V)  
JESD7A (2.0 V to 6.0 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
3. Applications  
Digital multiplexing  
Address decoding  
Hexadecimal/BCD decoding  
 
 
 

与74HC4514PW相关器件

型号 品牌 描述 获取价格 数据表
74HC4514PW,112 NXP 74HC(T)4514 - 4-to-16 line decoder/demultiplexer with input latches TSSOP2 24-Pin

获取价格

74HC4514PW,118 NXP 74HC(T)4514 - 4-to-16 line decoder/demultiplexer with input latches TSSOP2 24-Pin

获取价格

74HC4514PW-Q100 NEXPERIA 4-to-16 line decoder/demultiplexer with input latchesProduction

获取价格

74HC4514U NXP IC HC/UH SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, UUC, CHIP ON WAFER, Decoder/Driver

获取价格

74HC4515 NXP 4-to-16 line decoder/demultiplexer with input latches; inverting

获取价格

74HC4515D NXP 4-to-16 line decoder/demultiplexer with input latches; inverting

获取价格