5秒后页面跳转
74HC393D PDF预览

74HC393D

更新时间: 2024-01-03 14:33:11
品牌 Logo 应用领域
恩智浦 - NXP 计数器触发器逻辑集成电路光电二极管PC
页数 文件大小 规格书
7页 51K
描述
Dual 4-bit binary ripple counter

74HC393D 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP,针数:14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.05计数方向:UP
系列:HC/UHJESD-30 代码:R-PDSO-G14
JESD-609代码:e4长度:5 mm
负载电容(CL):50 pF负载/预设输入:YES
逻辑集成电路类型:BINARY COUNTER工作模式:ASYNCHRONOUS
湿度敏感等级:1位数:4
功能数量:2端子数量:14
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):190 ns
认证状态:Not Qualified座面最大高度:1.1 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:NEGATIVE EDGE
宽度:4.4 mm最小 fmax:24 MHz
Base Number Matches:1

74HC393D 数据手册

 浏览型号74HC393D的Datasheet PDF文件第1页浏览型号74HC393D的Datasheet PDF文件第3页浏览型号74HC393D的Datasheet PDF文件第4页浏览型号74HC393D的Datasheet PDF文件第5页浏览型号74HC393D的Datasheet PDF文件第6页浏览型号74HC393D的Datasheet PDF文件第7页 
Philips Semiconductors  
Product specification  
Dual 4-bit binary ripple counter  
74HC/HCT393  
The 74HC/HCT393 are 4-bit binary ripple counters with  
separate clocks (1CP and 2 CP) and master reset (1MR  
and 2MR) inputs to each counter. The operation of each  
half of the “393” is the same as the “93” except no external  
clock connections are required.  
FEATURES  
Two 4-bit binary counters with individual clocks  
Divide-by any binary module up to 28 in one package  
Two master resets to clear each 4-bit counter  
The counters are triggered by a HIGH-to-LOW transition of  
the clock inputs. The counter outputs are internally  
connected to provide clock inputs to succeeding stages.  
The outputs of the ripple counter do not change  
synchronously and should not be used for high-speed  
address decoding.  
individually  
Output capability: standard  
ICC category: MSI  
GENERAL DESCRIPTION  
The master resets are active-HIGH asynchronous inputs  
to each 4-bit counter identified by the “1” and “2” in the pin  
description.  
A HIGH level on the nMR input overrides the clock and  
sets the outputs LOW.  
The 74HC/HCT393 are high-speed Si-gate CMOS devices  
and are pin compatible with low power Schottky TTL  
(LSTTL). They are specified in compliance with JEDEC  
standard no. 7A.  
QUICK REFERENCE DATA  
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns  
TYPICAL  
SYMBOL  
PARAMETER  
propagation delay  
CONDITIONS  
UNIT  
HC  
HCT  
tPHL/ tPLH  
CL = 15 pF; VCC = 5 V  
nCP to nQ0  
12  
20  
ns  
nQ to nQn+1  
5
6
ns  
nMR to nQn  
11  
99  
3.5  
23  
15  
53  
3.5  
25  
ns  
fmax  
CI  
maximum clock frequency  
input capacitance  
MHz  
pF  
CPD  
power dissipation capacitance per counter  
notes 1 and 2  
pF  
Notes  
1. CPD is used to determine the dynamic power dissipation (PD in µW):  
PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:  
fi = input frequency in MHz  
fo = output frequency in MHz  
(CL × VCC2 × fo) = sum of outputs  
CL = output load capacitance in pF  
VCC = supply voltage in V  
2. For HC the condition is VI = GND to VCC  
For HCT the condition is VI = GND to VCC 1.5 V  
ORDERING INFORMATION  
See “74HC/HCT/HCU/HCMOS Logic Package Information”.  
December 1990  
2

与74HC393D相关器件

型号 品牌 描述 获取价格 数据表
74HC393D/T3 NXP IC HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO14, 3.90 MM, PL

获取价格

74HC393DB NXP Dual 4-bit binary ripple counter

获取价格

74HC393DB-T NXP 暂无描述

获取价格

74HC393D-Q100 NEXPERIA Dual 4-bit binary ripple counter

获取价格

74HC393D-T ETC Asynchronous Up Counter

获取价格

74HC393N NXP Dual 4-bit binary ripple counter

获取价格