5秒后页面跳转
74HC02DTR2G PDF预览

74HC02DTR2G

更新时间: 2024-02-25 08:50:35
品牌 Logo 应用领域
安森美 - ONSEMI 栅极触发器逻辑集成电路光电二极管
页数 文件大小 规格书
7页 121K
描述
Quad 2−Input NOR Gate High−Performance Silicon−Gate CMOS

74HC02DTR2G 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP,针数:14
Reach Compliance Code:unknown风险等级:5.6
Is Samacsys:N系列:HC/UH
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:5 mm逻辑集成电路类型:NOR GATE
湿度敏感等级:NOT SPECIFIED功能数量:4
输入次数:2端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):110 ns
认证状态:COMMERCIAL座面最大高度:1.2 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):3 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:4.4 mm
Base Number Matches:1

74HC02DTR2G 数据手册

 浏览型号74HC02DTR2G的Datasheet PDF文件第1页浏览型号74HC02DTR2G的Datasheet PDF文件第3页浏览型号74HC02DTR2G的Datasheet PDF文件第4页浏览型号74HC02DTR2G的Datasheet PDF文件第5页浏览型号74HC02DTR2G的Datasheet PDF文件第6页浏览型号74HC02DTR2G的Datasheet PDF文件第7页 
74HC02  
MAXIMUM RATINGS  
Symbol  
Parameter  
Value  
Unit  
V
This device contains protection  
circuitry to guard against damage  
due to high static voltages or electric  
fields. However, precautions must  
be taken to avoid applications of any  
voltage higher than maximum rated  
voltages to this highimpedance cir-  
V
DC Supply Voltage (Referenced to GND)  
DC Input Voltage (Referenced to GND)  
DC Output Voltage (Referenced to GND)  
DC Input Current, per Pin  
– 0.5 to + 7.0  
CC  
V
– 0.5 to V + 0.5  
V
in  
CC  
V
– 0.5 to V + 0.5  
V
out  
CC  
I
±20  
±25  
±50  
mA  
mA  
mA  
mW  
in  
cuit. For proper operation, V and  
in  
I
I
DC Output Current, per Pin  
out  
V
out  
should be constrained to the  
range GND v (V or V ) v V  
.
DC Supply Current, V and GND Pins  
in  
out  
CC  
CC  
CC  
Unused inputs must always be  
tied to an appropriate logic voltage  
P
Power Dissipation in Still Air,  
SOIC Package†  
TSSOP Package†  
500  
450  
D
level (e.g., either GND or V ).  
CC  
Unused outputs must be left open.  
T
Storage Temperature  
– 65 to + 150  
_C  
_C  
stg  
T
Lead Temperature, 1 mm from Case for 10 Seconds  
SOIC or TSSOP Package  
L
260  
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress  
ratings only. Functional operation above the Recommended Operating Conditions is not im-  
plied. Extended exposure to stresses above the Recommended Operating Conditions may af-  
fect device reliability.  
†Derating — SOIC Package: – 7 mW/_C from 65_ to 125_C  
TSSOP Package: 6.1 mW/_C from 65_ to 125_C  
For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor HighSpeed CMOS Data Book (DL129/D).  
RECOMMENDED OPERATING CONDITIONS  
Symbol  
Parameter  
Min  
2.0  
0
Max  
Unit  
V
V
DC Supply Voltage (Referenced to GND)  
DC Input Voltage, Output Voltage (Referenced to GND)  
Operating Temperature, All Package Types  
6.0  
CC  
V , V  
in out  
V
V
CC  
T
A
– 55 + 125  
_C  
ns  
t , t  
Input Rise and Fall Time  
(Figure 1)  
V
V
V
= 2.0 V  
= 4.5 V  
= 6.0 V  
0
0
0
1000  
500  
400  
r
f
CC  
CC  
CC  
http://onsemi.com  
2

74HC02DTR2G 替代型号

型号 品牌 替代类型 描述 数据表
SN74HC02PW TI

功能相似

QUADRUPLE 2-INPUT POSITIVE-NOR GATES

与74HC02DTR2G相关器件

型号 品牌 描述 获取价格 数据表
74HC02N NXP Quad 2-input NOR gate

获取价格

74HC02N,652 NXP 74HC02N

获取价格

74HC02NB NXP IC HC/UH SERIES, QUAD 2-INPUT NOR GATE, PDIP14, Gate

获取价格

74HC02PW NXP Quad 2-input NOR gate

获取价格

74HC02PW NEXPERIA Quad 2-input NOR gateProduction

获取价格

74HC02PW-Q100 NEXPERIA Quad 2-input NOR gate

获取价格