5秒后页面跳转
74F273 PDF预览

74F273

更新时间: 2024-11-24 22:31:23
品牌 Logo 应用领域
美国国家半导体 - NSC 触发器
页数 文件大小 规格书
8页 169K
描述
Octal D Flip-Flop

74F273 数据手册

 浏览型号74F273的Datasheet PDF文件第2页浏览型号74F273的Datasheet PDF文件第3页浏览型号74F273的Datasheet PDF文件第4页浏览型号74F273的Datasheet PDF文件第5页浏览型号74F273的Datasheet PDF文件第6页浏览型号74F273的Datasheet PDF文件第7页 
May 1995  
54F/74F273  
Octal D Flip-Flop  
General Description  
Features  
Y
Ideal buffer for MOS microprocessor or memory  
Eight edge-triggered D flip-flops  
The ’F273 has eight edge-triggered D-type flip-flops with in-  
dividual D inputs and Q outputs. The common buffered  
Clock (CP) and Master Reset (MR) inputs load and reset  
(clear) all flip-flops simultaneously.  
Y
Y
Y
Y
Y
Y
Y
Buffered common clock  
Buffered, asynchronous Master Reset  
See ’F377 for clock enable version  
See ’F373 for transparent latch version  
The register is fully edge-triggered. The state of each D in-  
put, one setup time before the LOW-to-HIGH clock tran-  
sition, is transferred to the corresponding flip-flop’s Q out-  
put.  
See ’F374 for TRI-STATE version  
É
Guaranteed 4000V minimum ESD protection  
All outputs will be forced LOW independently of Clock or  
Data inputs by a LOW voltage level on the MR input. The  
device is useful for applications where the true output only is  
required and the Clock and Master Reset are common to all  
storage elements.  
Package  
Commercial  
74F273PC  
Military  
Package Description  
Number  
N20A  
J20A  
20-Lead (0.300 Wide) Molded Dual-In-Line  
×
54F273DM (Note 2)  
20-Lead Ceramic Dual-In-Line  
74F273SC (Note 1)  
74F273SJ (Note 1)  
M20B  
M20D  
W20A  
E20A  
20-Lead (0.300 Wide) Molded Small Outline, JEDEC  
×
20-Lead (0.300 Wide) Molded Small Outline, EIAJ  
×
54F273FM (Note 2)  
54F273LM (Note 2)  
20-Lead Cerpack  
20-Lead Ceramic Leadless Chip Carrier, Type C  
e
Note 1: Devices also available in 13 reel. Use suffix  
SCX and SJX.  
×
Note 2: Military grade device with environmental and burn-in processing. Use suffix  
e
DMQB, FMQB and LMQB.  
Logic Symbols  
IEEE/IEC  
TL/F/9511–3  
TL/F/9511–5  
TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.  
C
1995 National Semiconductor Corporation  
TL/F/9511  
RRD-B30M75/Printed in U. S. A.  

与74F273相关器件

型号 品牌 获取价格 描述 数据表
74F273A NXP

获取价格

Octal D flip-flop
74F273AD NXP

获取价格

Octal D flip-flop
74F273AN NXP

获取价格

Octal D flip-flop
74F273L1C FAIRCHILD

获取价格

D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, TTL, CQCC
74F273L1CQR FAIRCHILD

获取价格

D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, TTL, CQCC
74F273N YAGEO

获取价格

D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, TTL, PDIP
74F273PC FAIRCHILD

获取价格

Octal D-Type Flip-Flop
74F273PC NSC

获取价格

Octal D Flip-Flop
74F273PCQR FAIRCHILD

获取价格

D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, TTL, PDIP
74F273SC NSC

获取价格

Octal D Flip-Flop