5秒后页面跳转
74F273SC PDF预览

74F273SC

更新时间: 2024-01-12 23:27:39
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器逻辑集成电路光电二极管
页数 文件大小 规格书
6页 63K
描述
Octal D-Type Flip-Flop

74F273SC 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:5.30 MM, EIAJ TYPE2, SOP-20
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.6
Is Samacsys:N系列:F/FAST
JESD-30 代码:R-PDSO-G20JESD-609代码:e3
长度:12.6 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:130000000 Hz
最大I(ol):0.02 A湿度敏感等级:1
位数:8功能数量:1
端子数量:20最高工作温度:70 °C
最低工作温度:输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP20,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:5 V
最大电源电流(ICC):56 mA传播延迟(tpd):9 ns
认证状态:Not Qualified座面最大高度:2.1 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:COMMERCIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:5.3 mm
最小 fmax:130 MHzBase Number Matches:1

74F273SC 数据手册

 浏览型号74F273SC的Datasheet PDF文件第2页浏览型号74F273SC的Datasheet PDF文件第3页浏览型号74F273SC的Datasheet PDF文件第4页浏览型号74F273SC的Datasheet PDF文件第5页浏览型号74F273SC的Datasheet PDF文件第6页 
April 1988  
Revised August 1999  
74F273  
Octal D-Type Flip-Flop  
General Description  
Features  
Ideal buffer for MOS microprocessor or memory  
Eight edge-triggered D-type flip-flops  
Buffered common clock  
The 74F273 has eight edge-triggered D-type flip-flops with  
individual D inputs and Q outputs. The common buffered  
Clock (CP) and Master Reset (MR) inputs load and reset  
(clear) all flip-flops simultaneously.  
Buffered, asynchronous Master Reset  
See 74F377 for clock enable version  
See 74F373 for transparent latch version  
See 74F374 for 3-STATE version  
The register is fully edge-triggered. The state of each D  
input, one setup time before the LOW-to-HIGH clock transi-  
tion, is transferred to the corresponding flip-flop’s Q output.  
All outputs will be forced LOW independently of Clock or  
Data inputs by a LOW voltage level on the MR input. The  
device is useful for applications where the true output only  
is required and the Clock and Master Reset are common to  
all storage elements.  
Ordering Code:  
Order Number Package Number  
Package Description  
74F273SC  
74F273SJ  
74F273PC  
M20B  
M20D  
N20A  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Logic Symbols  
Connection Diagram  
IEEE/IEC  
© 1999 Fairchild Semiconductor Corporation  
DS009511  
www.fairchildsemi.com  

与74F273SC相关器件

型号 品牌 描述 获取价格 数据表
74F273SCQR FAIRCHILD 暂无描述

获取价格

74F273SCX ETC Octal D-Type Flip-Flop

获取价格

74F273SCX_NL FAIRCHILD D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, TTL, PDSO

获取价格

74F273SDCQR FAIRCHILD D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, TTL, CDIP

获取价格

74F273SJ FAIRCHILD Octal D-Type Flip-Flop

获取价格

74F273SJ NSC Octal D Flip-Flop

获取价格