5秒后页面跳转
74AUP1G07GW PDF预览

74AUP1G07GW

更新时间: 2024-02-26 06:00:28
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
18页 275K
描述
Low-power buffer with open-drain outputProduction

74AUP1G07GW 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否无铅:不含铅
是否Rohs认证:符合生命周期:Transferred
零件包装代码:TSSOT包装说明:TSSOP, TSSOP5/6,.08
针数:5Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.17Is Samacsys:N
系列:AUP/ULP/VJESD-30 代码:R-PDSO-G5
JESD-609代码:e3长度:2.05 mm
负载电容(CL):30 pF逻辑集成电路类型:BUFFER
最大I(ol):0.0017 A湿度敏感等级:1
功能数量:1输入次数:1
端子数量:5最高工作温度:125 °C
最低工作温度:-40 °C输出特性:OPEN-DRAIN
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP5/6,.08封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:1.2/3.3 VProp。Delay @ Nom-Sup:13 ns
传播延迟(tpd):20.7 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:1.1 mm
子类别:Gates最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):0.8 V标称供电电压 (Vsup):1.1 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1.25 mmBase Number Matches:1

74AUP1G07GW 数据手册

 浏览型号74AUP1G07GW的Datasheet PDF文件第6页浏览型号74AUP1G07GW的Datasheet PDF文件第7页浏览型号74AUP1G07GW的Datasheet PDF文件第8页浏览型号74AUP1G07GW的Datasheet PDF文件第10页浏览型号74AUP1G07GW的Datasheet PDF文件第11页浏览型号74AUP1G07GW的Datasheet PDF文件第12页 
Nexperia  
74AUP1G07  
Low-power buffer with open-drain output  
V
V
EXT  
CC  
5 kΩ  
V
I
V
O
G
DUT  
R
T
C
L
R
L
001aac521  
Test data is given in Table 10.  
Definitions for test circuit:  
RL = Load resistance;  
CL = Load capacitance including jig and probe capacitance;  
RT = Termination resistance should be equal to the output impedance Zo of the pulse generator;  
VEXT = External voltage for measuring switching times.  
Fig. 5. Test circuit for measuring switching times  
Table 10. Test data  
Supply voltage  
VCC  
Load  
CL  
VEXT  
RL [1]  
tPLH, tPHL  
open  
tPZH, tPHZ  
tPZL, tPLZ  
0.8 V to 3.6 V  
5 pF, 10 pF, 15 pF and 30 pF 5 kΩ or 1 MΩ  
GND  
2 × VCC  
[1] For measuring enable and disable times, RL = 5 kΩ.  
For measuring propagation delays, setup and hold times and pulse width, RL = 1 MΩ.  
©
74AUP1G07  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2023. All rights reserved  
Product data sheet  
Rev. 11.1 — 11 July 2023  
9 / 18  
 
 
 

与74AUP1G07GW相关器件

型号 品牌 描述 获取价格 数据表
74AUP1G07GW,125 NXP 74AUP1G07 - Low-power buffer with open-drain output TSSOP 5-Pin

获取价格

74AUP1G07GW-G NXP 暂无描述

获取价格

74AUP1G07GW-Q100 NEXPERIA Low-power buffer with open-drain outputProduction

获取价格

74AUP1G07GX NXP AUP/ULP/V SERIES, 1-INPUT NON-INVERT GATE, PDSO5, 0.80 X 0.80 MM, 0.35 MM HEIGHT, PLASTIC,

获取价格

74AUP1G07GX NEXPERIA Low-power buffer with open-drain outputProduction

获取价格

74AUP1G07GX4 NEXPERIA Low-power buffer with open-drain outputProduction

获取价格