5秒后页面跳转
74AUP1G07_11 PDF预览

74AUP1G07_11

更新时间: 2024-01-07 13:33:08
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
18页 115K
描述
Low-power buffer with open-drain output

74AUP1G07_11 数据手册

 浏览型号74AUP1G07_11的Datasheet PDF文件第4页浏览型号74AUP1G07_11的Datasheet PDF文件第5页浏览型号74AUP1G07_11的Datasheet PDF文件第6页浏览型号74AUP1G07_11的Datasheet PDF文件第8页浏览型号74AUP1G07_11的Datasheet PDF文件第9页浏览型号74AUP1G07_11的Datasheet PDF文件第10页 
74AUP1G07  
NXP Semiconductors  
Low-power buffer with open-drain output  
11. Dynamic characteristics  
Table 8.  
Dynamic characteristics  
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.  
Symbol Parameter  
Conditions  
25 C  
40 C to +125 C  
Unit  
Min  
Typ[1]  
Max  
Min  
Max  
Max  
(85 C) (125 C)  
CL = 5 pF  
[2]  
[2]  
[2]  
[2]  
tpd  
propagation delay A to Y; see Figure 7  
VCC = 0.8 V  
-
11.6  
4.1  
3.0  
2.7  
2.1  
2.2  
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 1.1 V to 1.3 V  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
2.1  
1.6  
1.6  
1.1  
1.4  
7.5  
5.1  
4.0  
3.2  
2.8  
1.7  
1.3  
1.2  
0.9  
1.1  
9.1  
6.1  
5.0  
4.0  
3.3  
10.0  
6.7  
5.5  
4.4  
3.6  
CL = 10 pF  
tpd  
propagation delay A to Y; see Figure 7  
VCC = 0.8 V  
-
14.7  
5.1  
3.8  
3.6  
2.8  
3.1  
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 1.1 V to 1.3 V  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
3.0  
2.3  
2.4  
1.7  
2.2  
9.0  
6.1  
4.8  
3.8  
4.2  
2.4  
2.0  
1.8  
1.3  
1.6  
11.2  
7.4  
6.1  
4.8  
4.5  
12.3  
8.1  
6.7  
5.3  
5.0  
CL = 15 pF  
tpd  
propagation delay A to Y; see Figure 7  
VCC = 0.8 V  
-
17.7  
6.1  
4.5  
4.4  
3.4  
4.0  
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 1.1 V to 1.3 V  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
3.5  
3.0  
2.8  
2.4  
2.2  
10.4  
6.8  
6.7  
4.5  
5.7  
3.2  
2.6  
2.2  
1.9  
1.9  
13.1  
8.6  
7.8  
5.3  
6.1  
14.5  
9.4  
8.6  
5.8  
6.7  
CL = 30 pF  
tpd  
propagation delay A to Y; see Figure 7  
VCC = 0.8 V  
-
24.6  
9.0  
6.7  
6.8  
5.2  
6.4  
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 1.1 V to 1.3 V  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
4.8  
4.1  
3.8  
3.7  
3.6  
15.6  
9.4  
9.7  
6.7  
9.7  
4.3  
3.7  
3.2  
3.0  
2.8  
18.8  
11.8  
11.0  
7.1  
20.7  
13.0  
12.1  
7.8  
10.4  
11.4  
74AUP1G07  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 5 — 15 November 2011  
7 of 18  

与74AUP1G07_11相关器件

型号 品牌 获取价格 描述 数据表
74AUP1G07FW4-7 DIODES

获取价格

SINGLE BUFFER/DRIVER WITH OPEN DRAIN OUTPUT
74AUP1G07FZ4-7 DIODES

获取价格

SINGLE BUFFER/DRIVER WITH OPEN DRAIN OUTPUT
74AUP1G07GF NXP

获取价格

Low-power buffer with open-drain output
74AUP1G07GF,132 NXP

获取价格

74AUP1G07 - Low-power buffer with open-drain output SON 6-Pin
74AUP1G07GF/S500 NXP

获取价格

AUP/ULP/V SERIES, 1-INPUT NON-INVERT GATE, PDSO6
74AUP1G07GF/S500,132 NXP

获取价格

Buffer, AUP/ULP/V Series, 1-Func, 1-Input, CMOS, PDSO6
74AUP1G07GM NXP

获取价格

Low-power buffer with open-drain output
74AUP1G07GM NEXPERIA

获取价格

Low-power buffer with open-drain outputProduction
74AUP1G07GM-G NXP

获取价格

暂无描述
74AUP1G07GM-H NXP

获取价格

IC AUP/ULP/V SERIES, 1-INPUT NON-INVERT GATE, PDSO6, 1 X 1.45 MM, 0.50 MM HEIGHT, PLASTIC,