Datasheet > 74ALS573

74ALS573

更新时间： 2024-11-10 22:53:15

品牌	Logo	应用领域
德州仪器 - TI		锁存器输出元件
页数	文件大小	规格书
9页	134K
描述
OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74ALS573 数据手册

SN54ALS573C, SN54AS573A, SN74ALS573C, SN74AS573A

OCTAL D-TYPE TRANSPARENT LATCHES

WITH 3-STATE OUTPUTS

SDAS048D – DECEMBER 1989 – REVISED JANUARY 1995

SN54ALS573C, SN54AS573A . . . J OR W PACKAGE

SN74ALS573C, SN74AS573A . . . DW OR N PACKAGE

(TOP VIEW)

• 3-State Buffer-Type Outputs Drive Bus

Lines Directly

• Bus-Structured Pinout

• True Logic Outputs

• Package Options Include Plastic

Small-Outline (DW) Packages, Ceramic

Chip Carriers (FK), Standard Plastic (N) and

Ceramic (J) 300-mil DIPs, and Ceramic Flat

(W) Packages

description

13 7Q

12 8Q

These octal D-type transparent latches feature

3-state outputs designed specifically for driving

highly capacitive or relatively low-impedance

loads. They are particularly suitable for

implementing buffer registers, I/O ports,

bidirectional bus drivers, and working registers.

GND

SN54ALS573C, SN54AS573A . . . FK PACKAGE

(TOP VIEW)

While the latch-enable (LE) input is high, outputs

(Q) respond to the data (D) inputs. When LE islow,

the outputs are latched to retain the data that was

set up.

20 19

A buffered output-enable (OE) input can be used

to place the eight outputs in either a normal logic

state (high or low) or a high-impedance state. In

thehigh-impedancestate, theoutputsneitherload

nor drive the bus lines significantly. The

high-impedance state and the increased drive

provide the capability to drive bus lines without

interface or pullup components.

9 10 11 12 13

OE does not affect internal operation of the

latches. Old data can be retained or new data can

be entered while the outputs are in the

high-impedance state.

The SN54ALS573C and SN54AS573A are characterized for operation over the full military temperature range

of –55°C to 125°C. The SN74ALS573C and SN74AS573A are characterized for operation from 0°C to 70°C.

FUNCTION TABLE

(each latch)

INPUTS

OUTPUT

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...9

中文翻译

下载PDF

与74ALS573相关器件

型号	品牌	获取价格	描述	数据表
74ALS573B	NXP	获取价格	Latch flip-flop
74ALS573BD	NXP	获取价格	Latch flip-flop
74ALS573BDB	NXP	获取价格	Latch flip-flop
74ALS573BDB-T	NXP	获取价格	暂无描述
74ALS573BD-T	NXP	获取价格	暂无描述
74ALS573BN	NXP	获取价格	Latch flip-flop
74ALS574	TI	获取价格	OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
74ALS574A	NXP	获取价格	Latch flip-flop
74ALS574AD	NXP	获取价格	Latch flip-flop
74ALS574ADB	NXP	获取价格	Latch flip-flop