5秒后页面跳转
捷配首页

Datasheet > 74AHCT164PW-Q100J
74AHCT164PW-Q100J PDF预览

74AHCT164PW-Q100J

更新时间： 2024-11-18 15:43:39
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
19页 144K
描述
74AHC(T)164-Q100 - 8-bit serial-in/parallel-out shift register TSSOP 14-Pin

阅读下载

中文翻译

获取价格

74AHCT164PW-Q100J 技术参数

生命周期：Transferred零件包装代码：TSSOP
包装说明：4.40 MM, PLASTIC, MO-153, SOT402-1, TSSOP-14针数：14
Reach Compliance Code：unknown风险等级：5.77
Base Number Matches：1

74AHCT164PW-Q100J 数据手册

 浏览型号74AHCT164PW-Q100J的Datasheet PDF文件第2页浏览型号74AHCT164PW-Q100J的Datasheet PDF文件第3页浏览型号74AHCT164PW-Q100J的Datasheet PDF文件第4页浏览型号74AHCT164PW-Q100J的Datasheet PDF文件第5页浏览型号74AHCT164PW-Q100J的Datasheet PDF文件第6页浏览型号74AHCT164PW-Q100J的Datasheet PDF文件第7页 
74AHC164-Q100;  
74AHCT164-Q100  
8-bit serial-in/parallel-out shift register  
Rev. 1 — 5 July 2013  
Product data sheet  
1. General description  
The 74AHC164-Q100; 74AHCT164-Q100 shift register is a high-speed Si-gate CMOS  
device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in  
compliance with JEDEC standard No. 7A.  
The 74AHC164-Q100; 74AHCT164-Q100 input signals are 8-bit serial through one of two  
inputs (DSA or DSB). Either input can be used as an active HIGH enable for data entry  
through the other input. Both inputs must be connected together or an unused input must  
be tied HIGH.  
Data shifts one place to the right on each LOW-to-HIGH transition of the clock input (CP).  
It enters into output Q0, which is a logical AND of the two data inputs (DSA and DSB).  
These data inputs existed one set-up time, prior to the rising clock edge.  
A LOW-level on the master reset (MR) input overrides all other inputs and clears the  
register asynchronously, forcing all outputs LOW.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Balanced propagation delays  
All inputs have Schmitt-trigger actions  
Inputs accept voltages higher than VCC  
Input levels:  
For 74AHC164-Q100: CMOS level  
For 74AHCT164-Q100: TTL level  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Multiple package options  
 
 
1234567...19

中文翻译

下载PDF

与74AHCT164PW-Q100J相关器件

型号 品牌 获取价格 描述 数据表
74AHCT164PW-T NXP

获取价格

 		IC AHCT/VHCT/VT SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PD
74AHCT164-Q100 NEXPERIA

获取价格

 		Automotive product qualification in accordance with AEC-Q100
74AHCT164S14-13 DIODES

获取价格

 		Serial In Parallel Out, AHCT/VHCT/VT Series, 8-Bit, Right Direction, True Output, CMOS, PD
74AHCT164T14-13 DIODES

获取价格

 		Serial In Parallel Out, AHCT/VHCT/VT Series, 8-Bit, Right Direction, True Output, CMOS, PD
74AHCT16540DGGRE4 TI

获取价格

 		AHCT/VHCT/VT SERIES, DUAL 8-BIT DRIVER, INVERTED OUTPUT, PDSO48, GREEN, PLASTIC, TSSOP-48
74AHCT16541DGGRE4 TI

获取价格

 		16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
74AHCT16541DGGRG4 TI

获取价格

 		16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
74AHCT16541DGVRE4 TI

获取价格

 		16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
74AHCT16541DGVRG4 TI

获取价格

 		16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
74AHCT16541DLRG4 TI

获取价格

 		16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

与74AHCT164PW-Q100J相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证