5秒后页面跳转
72V225L15TFI9 PDF预览

72V225L15TFI9

更新时间: 2024-11-24 05:05:47
品牌 Logo 应用领域
艾迪悌 - IDT 先进先出芯片
页数 文件大小 规格书
25页 286K
描述
FIFO, 1KX18, 10ns, Synchronous, CMOS, PQFP64, PLASTIC, STQFP-64

72V225L15TFI9 数据手册

 浏览型号72V225L15TFI9的Datasheet PDF文件第2页浏览型号72V225L15TFI9的Datasheet PDF文件第3页浏览型号72V225L15TFI9的Datasheet PDF文件第4页浏览型号72V225L15TFI9的Datasheet PDF文件第5页浏览型号72V225L15TFI9的Datasheet PDF文件第6页浏览型号72V225L15TFI9的Datasheet PDF文件第7页 
3.3 VOLT CMOS SyncFIFOTM  
256 x 18, 512 x 18, 1,024 x 18,  
2,048 x 18, and 4,096 x 18  
IDT72V205, IDT72V215,  
IDT72V225, IDT72V235,  
IDT72V245  
FEATURES:  
DESCRIPTION:  
256 x 18-bit organization array (IDT72V205)  
512 x 18-bit organization array (IDT72V215)  
1,024 x 18-bit organization array (IDT72V225)  
2,048 x 18-bit organization array (IDT72V235)  
4,096 x 18-bit organization array (IDT72V245)  
10 ns read/write cycle time  
TheIDT72V205/72V215/72V225/72V235/72V245arefunctionallycom-  
patibleversionsoftheIDT72205LB/72215LB/72225LB/72235LB/72245LB,  
designed to run off a 3.3V supply for exceptionally low power consumption.  
These devices are very high-speed, low-power First-In, First-Out (FIFO)  
memorieswithclockedreadandwritecontrols. TheseFIFOsareapplicable  
forawidevarietyofdatabufferingneeds,suchasopticaldiskcontrollers,Local  
AreaNetworks(LANs),andinterprocessorcommunication.  
5V input tolerant  
IDT Standard or First Word Fall Through timing  
Single or double register-buffered Empty and Full flags  
Easily expandable in depth and width  
Asynchronous or coincident Read and Write Clocks  
Asynchronous or synchronous programmable Almost-Empty  
and Almost-Full flags with default settings  
Half-Full flag capability  
Output enable puts output data bus in high-impedanc state  
High-performance submicron CMOS technology  
Available in a 64-lead thin quad flatpack (TQFP/STQFP)  
Industrial temperature range (–40°C to +85°C) is available  
TheseFIFOshave18-bitinputandoutputports. Theinputportiscontrolled  
byafree-runningclock(WCLK),andaninputenablepin(WEN).Dataisread  
intothesynchronousFIFOoneveryclockwhenWENisasserted.Theoutput  
portiscontrolledbyanotherclockpin(RCLK)andanotherenablepin(REN).  
TheReadClock(RCLK)canbetiedtotheWriteClockforsingleclockoperation  
orthetwoclockscanrunasynchronousofoneanotherfordual-clockoperation.  
AnOutputEnablepin(OE)isprovidedonthereadportforthree-statecontrol  
oftheoutput.  
ThesynchronousFIFOshavetwofixedflags,EmptyFlag/OutputReady  
(EF/OR) and Full Flag/Input Ready (FF/IR), and two programmable flags,  
Almost-Empty(PAE)andAlmost-Full(PAF). Theoffsetloadingoftheprogram-  
FUNCTIONAL BLOCK DIAGRAM  
WCLK  
D0-D17  
LD  
WEN  
INPUT REGISTER  
OFFSET REGISTER  
FF/IR  
PAF  
FLAG  
WRITE CONTROL  
LOGIC  
EF/OR  
PAE  
LOGIC  
RAM ARRAY  
256 x 18, 512 x 18  
1,024 x 18, 2,048 x 18  
4,096 x 18  
HF/(WXO)  
READ POINTER  
WRITE POINTER  
FL  
WXI  
READ CONTROL  
LOGIC  
EXPANSION LOGIC  
(HF)/WXO  
RXI  
RXO  
OUTPUT REGISTER  
RESET LOGIC  
RS  
4294 drw 01  
OE  
REN  
RCLK  
Q0-Q17  
IDTandtheIDTlogoaretrademarksofIntegratedDeviceTechnology, Inc. SyncFIFOisatrademarkofIntegratedDeviceTechnology, Inc.  
FEBRUARY 2002  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
1
2002 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  
DSC-4294/4  

与72V225L15TFI9相关器件

型号 品牌 获取价格 描述 数据表
72V225L20PF IDT

获取价格

TQFP-64, Tray
72V225L20PF8 IDT

获取价格

TQFP-64, Reel
72V225L20PFG IDT

获取价格

FIFO, 1KX18, 12ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, TQFP-64
72V225L20PFG8 IDT

获取价格

FIFO, 1KX18, 12ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, TQFP-64
72V225L20PFGI IDT

获取价格

3.3 VOLT CMOS SyncFIFO
72V225L20PFGI8 IDT

获取价格

3.3 VOLT CMOS SyncFIFO
72V225L20TF IDT

获取价格

TQFP-64, Tray
72V225L20TFG IDT

获取价格

FIFO, 1KX18, 12ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, STQFP-64
72V225L20TFG8 IDT

获取价格

FIFO, 1KX18, 12ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, STQFP-64
72V225L20TFGI IDT

获取价格

3.3 VOLT CMOS SyncFIFO