5秒后页面跳转
捷配首页

Datasheet > 72821L25PFG8
72821L25PFG8 PDF预览

72821L25PFG8

更新时间： 2024-11-09 19:09:59
品牌 Logo 应用领域
艾迪悌 - IDT 先进先出芯片
页数 文件大小 规格书
16页 339K
描述
FIFO, 2KX9, 15ns, Synchronous, CMOS, PQFP64, GREEN, TQFP-64

阅读下载

中文翻译

获取价格

72821L25PFG8 技术参数

生命周期：Active包装说明：LQFP,
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.32.00.71风险等级：5.61
最长访问时间：15 ns周期时间：25 ns
JESD-30 代码：S-PQFP-G64长度：14 mm
内存密度：18432 bit内存宽度：9
功能数量：1端子数量：64
字数：2048 words字数代码：2000
工作模式：SYNCHRONOUS最高工作温度：70 °C
最低工作温度：组织：2KX9
可输出：YES封装主体材料：PLASTIC/EPOXY
封装代码：LQFP封装形状：SQUARE
封装形式：FLATPACK, LOW PROFILE并行/串行：PARALLEL
座面最大高度：1.6 mm最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：4.5 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子形式：GULL WING
端子节距：0.8 mm端子位置：QUAD
宽度：14 mmBase Number Matches：1

72821L25PFG8 数据手册

 浏览型号72821L25PFG8的Datasheet PDF文件第2页浏览型号72821L25PFG8的Datasheet PDF文件第3页浏览型号72821L25PFG8的Datasheet PDF文件第4页浏览型号72821L25PFG8的Datasheet PDF文件第5页浏览型号72821L25PFG8的Datasheet PDF文件第6页浏览型号72821L25PFG8的Datasheet PDF文件第7页 
IDT72801  
IDT72811  
IDT72821  
IDT72831  
IDT72841  
IDT72851  
DUAL CMOS SyncFIFO™  
DUAL 256 x 9, DUAL 512 x 9,  
DUAL 1,024 x 9, DUAL 2,048 x 9,  
DUAL 4,096 x 9, DUAL 8,192 x 9  
Each of the two FIFOs (designated FIFO A and FIFO B) contained in the  
IDT72801/72811/72821/72831/72841/72851hasa9-bitinputdataport(DA0  
-DA8,DB0-DB8)anda9-bitoutputdataport(QA0-QA8,QB0-QB8).Each  
inputportiscontrolledbyafree-runningclock(WCLKA,WCLKB),andtwoWrite  
Enablepins(WENA1,WENA2,WENB1,WENB2). Dataiswrittenintoeachof  
thetwoarraysoneveryrisingclockedgeoftheWriteClock(WCLKA,WCLKB)  
when the appropriate write enable pins are asserted.  
FEATURES:  
•
•
•
•
•
•
The IDT72801 is equivalent to two IDT72201 256 x 9 FIFOs  
The IDT72811 is equivalent to two IDT72211 512 x 9 FIFOs  
The IDT72821 is equivalent to two IDT72221 1,024 x 9 FIFOs  
The IDT72831 is equivalent to two IDT72231 2,048 x 9 FIFOs  
The IDT72841 is equivalent to two IDT72241 4,096 x 9 FIFOs  
The IDT72851 is equivalent to two IDT72251 8,192 x 9 FIFOs  
TheoutputportofeachFIFObankiscontrolledbyitsassociated clockpin  
(RCLKA, RCLKB) and two Read Enable pins (RENA1, RENA2, RENB1,  
RENB2).TheReadClockcanbetiedtotheWriteClockforsingleclockoperation  
orthetwoclockscanrunasynchronousofoneanotherfordualclockoperation.  
An Output Enable pin (OEA, OEB) is provided on the read port of each FIFO  
forthree-stateoutputcontrol.  
• Offers optimal combination of large capacity, high speed,  
design flexibility and small footprint  
• Ideal for prioritization, bidirectional, and width expansion  
applications  
• 10 ns read/write cycle time for the IDT72801/72811/72821/72831/  
72841/72851  
EachofthetwoFIFOshastwofixedflags,Empty(EFA,EFB)andFull(FFA,  
FFB). Twoprogrammableflags,Almost-Empty(PAEA,PAEB)andAlmost-Full  
(PAFA,PAFB),areprovidedforeachFIFObanktoimprovememoryutilization.  
Ifnotprogrammed,theprogrammableflagsdefaulttoempty+7forPAEAand  
PAEB, and full-7 for PAFA and PAFB.  
TheIDT72801/72811/72821/72831/72841/72851architecturelendsitself  
tomanyflexibleconfigurationssuchas:  
• 2-levelprioritydatabuffering  
• Separate control lines and data lines for each FIFO  
• Separate Empty, Full, Programmable Almost-Empty and Almost-  
Full flags for each FIFO  
• Enable puts output data lines in high-impedance state  
• Space-saving 64-pin Thin Quad Flat Pack (TQFP) and Slim Thin  
Quad Flatpack (STQFP)  
•
Industrial temperature range (–40°C to +85°C) is available  
• Green parts available, see ordering information  
• Bidirectional operation  
• Width expansion  
• Depthexpansion  
These FIFOs is fabricated using high-performance submicron CMOS  
technology.  
DESCRIPTION:  
TheIDT72801/72811/72821/72831/72841/72851aredualsynchronous  
(clocked)FIFOs. ThedeviceisfunctionallyequivalenttotwoIDT72201/72211/  
72221/72231/72241/72251 FIFOs in a single package with all associated  
control,data,andflaglinesassignedtoseparatepins.  
FUNCTIONAL BLOCK DIAGRAM  
EFA  
WCLKB  
PAEA  
PAFA  
FFA  
WCLKA  
WENA1  
WENA2  
WENB1  
DA0 - DA8  
DB0 - DB8  
LDA  
LDB  
WENB2  
INPUT REGISTER  
OFFSET REGISTER  
OFFSET REGISTER  
INPUT REGISTER  
EFB  
FLAG  
LOGIC  
WRITE CONTROL  
LOGIC  
FLAG  
LOGIC  
WRITE CONTROL  
LOGIC  
PAEB  
PAFB  
FFB  
RAM ARRAY  
256 x 9, 512 x 9,  
1024 x 9, 2048 x 9,  
4096 x 9, 8192 x 9  
RAM ARRAY  
256 x 9, 512 x 9,  
1024 x 9, 2048 x 9,  
4096 x 9, 8192 x 9  
WRITE POINTER  
READ POINTER  
READ POINTER  
WRITE POINTER  
READ CONTROL  
LOGIC  
READ CONTROL  
LOGIC  
OUTPUT REGISTER  
OUTPUT REGISTER  
RESET LOGIC  
RESET LOGIC  
RCLKB  
RSA  
RSB  
OEA  
OEB  
RCLKA  
RENA1  
RENA2  
RENB1  
QB0 - QB8  
QA0 - QA8  
RENB2  
3034 drw 01  
IDT, IDT logo and the SyncFIFOlogo are registered trademarks of Integrated Device Technology, Inc.  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGE  
MARCH 2013  
1
©2013 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  
DSC-3034/6  
1234567...16

中文翻译

下载PDF

与72821L25PFG8相关器件

型号 品牌 获取价格 描述 数据表
72821L25PFGI IDT

获取价格

 		FIFO, 1KX9, 15ns, Synchronous, CMOS, PQFP64, GREEN, TQFP-64
72821L25PFGI8 IDT

获取价格

 		DUAL CMOS SyncFIFO
72821L25PFI IDT

获取价格

 		TQFP-64, Tray
72821L25PFI9 IDT

获取价格

 		FIFO, 1KX9, 15ns, Synchronous, CMOS, PQFP64, TQFP-64
72821L25TF IDT

获取价格

 		TQFP-64, Tray
72821L25TFG IDT

获取价格

 		FIFO, 1KX9, 15ns, Synchronous, CMOS, PQFP64, GREEN, SLIM, TQFP-64
72821L25TFG8 IDT

获取价格

 		DUAL CMOS SyncFIFO
72821L25TFGI IDT

获取价格

 		FIFO, 1KX9, 15ns, Synchronous, CMOS, PQFP64, GREEN, SLIM, TQFP-64
72821L25TFGI8 IDT

获取价格

 		DUAL CMOS SyncFIFO
72821-P MOLEX

获取价格

 		Barrier Strip Terminal Block, 25A, 1 Row(s), 1 Deck(s)

与72821L25PFG8相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证