Datasheet > 72421L15J

72421L15J

更新时间： 2024-11-06 07:28:47

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
14页	126K
描述
PLCC-32, Tube

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

72421L15J 数据手册

CMOSSyncFIFO^™

64 x 9, 256 x 9, 512 x 9,

1,024 x 9, 2,048 x 9,

4,096 x 9 and 8,192 x 9

IDT72421,IDT72201

IDT72211,IDT72221

IDT72231,IDT72241

IDT72251

FEATURES:

DESCRIPTION:

•

64 x 9-bit organization (IDT72421)

The IDT72421/72201/72211/72221/72231/72241/72251 SyncFIFO™

256 x 9-bit organization (IDT72201)

512 x 9-bit organization (IDT72211)

1,024 x 9-bit organization (IDT72221)

2,048 x 9-bit organization (IDT72231)

4,096 x 9-bit organization (IDT72241)

8,192 x 9-bit organization (IDT72251)

10 ns read/write cycle time

Read and Write Clocks can be independent

Dual-Ported zero fall-through time architecture

Empty and Full Flags signal FIFO status

Programmable Almost-Empty and Almost-Full flags can be set

to any depth

are very high-speed, low-power First-In, First-Out (FIFO) memories with

clockedreadandwrite controls. These devices have a 64, 256, 512, 1,024,

2,048,4,096,and8,192x9-bitmemoryarray,respectively. TheseFIFOsare

applicableforawidevarietyofdatabufferingneedssuchasgraphics,localarea

networksandinterprocessorcommunication.

TheseFIFOshave9-bitinputandoutputports.Theinputportiscontrolled

bya free-runningclock(WCLK), andtwowrite enable pins (WEN1, WEN2).

DataiswrittenintotheSynchronousFIFOoneveryrisingclockedgewhenthe

writeenablepinsareasserted.Theoutputportiscontrolledbyanotherclock

pin (RCLK) and two read enable pins (REN1, REN2). The Read Clock can

betiedtotheWriteClockforsingleclockoperationorthetwoclocks canrun

asynchronous ofoneanotherfordual-clockoperation.Anoutputenablepin

(OE)is providedonthe readportforthree-state controlofthe output.

The Synchronous FIFOs have twofixedflags, Empty(EF)andFull(FF).

Two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF), are

provided for improved system control. The programmable flags default to

Empty+7andFull-7forPAE andPAF,respectively.Theprogrammableflag

offsetloadingiscontrolledbyasimplestatemachineandisinitiatedbyasserting

•

Programmable Almost-Empty and Almost-Full flags default to

Empty+7, and Full-7, respectively

•

Output enable puts output data bus in high-impedance state

Advanced submicron CMOS technology

Available in the 32-pin plastic leaded chip carrier (PLCC) and

32-pin Thin Quad Flat Pack (TQFP)

•

For through-hole product please see the IDT72420/72200/72210/ the load pin (LD).

72220/72230/72240 data sheet

These FIFOs are fabricated using IDT’s high-speed submicron CMOS

technology.

•

Industrial temperature range (–40°C to +85°C) is available

Green parts available, see ordering information

FUNCTIONAL BLOCK DIAGRAM

D0 - D8

WCLK

WEN1

WEN2

OFFSET REGISTER

INPUT REGISTER

FLAG

LOGIC

WRITE CONTROL

LOGIC

PAE

PAF

RAM ARRAY

64 x 9, 256 x 9,

512 x 9, 1,024 x 9,

2,048 x 9, 4,096 x 9,

8,192 x 9

WRITE POINTER

READ POINTER

READ CONTROL

LOGIC

OUTPUT REGISTER

RESET LOGIC

RCLK

REN1

REN2

2655 drw01

Q0 - Q8

C^IDTO^andM^theM^IDTE^logR^oaC^rerI^egA^isteL^redtrA^adeN^maD^rksofI^InN^tegrD^ateU^dDS^eviT^ceTR^ecI^hnA^oloL^gy,InT^c.TE^heM^SynP^cFE^IFOR^isaA^reT^gistU^ereR^dtraE^demaR^rkoA^fInN^tegG^rateE^dDS^{eviceTechnology,Inc.}

OCTOBER 2008

DSC-2655/5

12 3 4 5 6 7...14

中文翻译

下载PDF

72421L15J 替代型号

型号	品牌	替代类型	描述	数据表
CY7C4421-10AC	CYPRESS	类似代替	64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs
CY7C4421-10JXC	CYPRESS	功能相似	64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs
IDT72421L15J	IDT	功能相似	CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9

与72421L15J相关器件

型号	品牌	获取价格	描述	数据表
72421L15J8	IDT	获取价格	PLCC-32, Reel
72421L15JG	IDT	获取价格	FIFO, 64X9, 10ns, Synchronous, CMOS, PQCC32, GREEN, PLASTIC, LCC-32
72421L15JG8	IDT	获取价格	CMOS SyncFIFO
72421L15JGI	IDT	获取价格	FIFO, 64X9, 10ns, Synchronous, CMOS, PQCC32, GREEN, PLASTIC, LCC-32
72421L15JGI8	IDT	获取价格	CMOS SyncFIFO
72421L15JI8	IDT	获取价格	PLCC-32, Reel
72421L15JSCDS-W	IDT	获取价格	FIFO, 64X9, 10ns, Synchronous, CMOS, PQCC32
72421L15PF8	IDT	获取价格	TQFP-32, Reel
72421L15PFG	IDT	获取价格	CMOS SyncFIFO
72421L15PFG8	IDT	获取价格	CMOS SyncFIFO

与72421L15J相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

9
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

72421L15J

72421L15J 数据手册

72421L15J 替代型号

与72421L15J相关器件

与72421L15J相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

72421L15J

72421L15J 数据手册

72421L15J 替代型号

与72421L15J相关器件

与72421L15J相关文章

您还可以找

您在本页遇到什么问题？