Datasheet > 72231L25PFGI

72231L25PFGI

更新时间： 2024-11-01 18:14:27

品牌	Logo	应用领域
艾迪悌 - IDT		先进先出芯片
页数	文件大小	规格书
14页	126K
描述
FIFO, 2KX9, 15ns, Synchronous, CMOS, PQFP32, GREEN, TQFP-32

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

72231L25PFGI 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	QFP
包装说明：	QFP,	针数：	32
Reach Compliance Code：	compliant	风险等级：	5.1
最长访问时间：	15 ns	周期时间：	25 ns
JESD-30 代码：	S-PQFP-G32	JESD-609代码：	e3
内存密度：	18432 bit	内存宽度：	9
湿度敏感等级：	3	功能数量：	1
端子数量：	32	字数：	2048 words
字数代码：	2000	工作模式：	SYNCHRONOUS
最高工作温度：	85 °C	最低工作温度：	-40 °C
组织：	2KX9	可输出：	YES
封装主体材料：	PLASTIC/EPOXY	封装代码：	QFP
封装形状：	SQUARE	封装形式：	FLATPACK
并行/串行：	PARALLEL	最大供电电压 (Vsup)：	5.5 V
最小供电电压 (Vsup)：	4.5 V	标称供电电压 (Vsup)：	5 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子面层：	Matte Tin (Sn) - annealed
端子形式：	GULL WING	端子位置：	QUAD
Base Number Matches：	1

72231L25PFGI 数据手册

CMOSSyncFIFO^™

64 x 9, 256 x 9, 512 x 9,

1,024 x 9, 2,048 x 9,

4,096 x 9 and 8,192 x 9

IDT72421,IDT72201

IDT72211,IDT72221

IDT72231,IDT72241

IDT72251

FEATURES:

DESCRIPTION:

•

64 x 9-bit organization (IDT72421)

The IDT72421/72201/72211/72221/72231/72241/72251 SyncFIFO™

256 x 9-bit organization (IDT72201)

512 x 9-bit organization (IDT72211)

1,024 x 9-bit organization (IDT72221)

2,048 x 9-bit organization (IDT72231)

4,096 x 9-bit organization (IDT72241)

8,192 x 9-bit organization (IDT72251)

10 ns read/write cycle time

Read and Write Clocks can be independent

Dual-Ported zero fall-through time architecture

Empty and Full Flags signal FIFO status

Programmable Almost-Empty and Almost-Full flags can be set

to any depth

are very high-speed, low-power First-In, First-Out (FIFO) memories with

clockedreadandwrite controls. These devices have a 64, 256, 512, 1,024,

2,048,4,096,and8,192x9-bitmemoryarray,respectively. TheseFIFOsare

applicableforawidevarietyofdatabufferingneedssuchasgraphics,localarea

networksandinterprocessorcommunication.

TheseFIFOshave9-bitinputandoutputports.Theinputportiscontrolled

bya free-runningclock(WCLK), andtwowrite enable pins (WEN1, WEN2).

DataiswrittenintotheSynchronousFIFOoneveryrisingclockedgewhenthe

writeenablepinsareasserted.Theoutputportiscontrolledbyanotherclock

pin (RCLK) and two read enable pins (REN1, REN2). The Read Clock can

betiedtotheWriteClockforsingleclockoperationorthetwoclocks canrun

asynchronous ofoneanotherfordual-clockoperation.Anoutputenablepin

(OE)is providedonthe readportforthree-state controlofthe output.

The Synchronous FIFOs have twofixedflags, Empty(EF)andFull(FF).

Two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF), are

provided for improved system control. The programmable flags default to

Empty+7andFull-7forPAE andPAF,respectively.Theprogrammableflag

offsetloadingiscontrolledbyasimplestatemachineandisinitiatedbyasserting

•

Programmable Almost-Empty and Almost-Full flags default to

Empty+7, and Full-7, respectively

•

Output enable puts output data bus in high-impedance state

Advanced submicron CMOS technology

Available in the 32-pin plastic leaded chip carrier (PLCC) and

32-pin Thin Quad Flat Pack (TQFP)

•

For through-hole product please see the IDT72420/72200/72210/ the load pin (LD).

72220/72230/72240 data sheet

These FIFOs are fabricated using IDT’s high-speed submicron CMOS

technology.

•

Industrial temperature range (–40°C to +85°C) is available

Green parts available, see ordering information

FUNCTIONAL BLOCK DIAGRAM

D0 - D8

WCLK

WEN1

WEN2

OFFSET REGISTER

INPUT REGISTER

FLAG

LOGIC

WRITE CONTROL

LOGIC

PAE

PAF

RAM ARRAY

64 x 9, 256 x 9,

512 x 9, 1,024 x 9,

2,048 x 9, 4,096 x 9,

8,192 x 9

WRITE POINTER

READ POINTER

READ CONTROL

LOGIC

OUTPUT REGISTER

RESET LOGIC

RCLK

REN1

REN2

2655 drw01

Q0 - Q8

C^IDTO^andM^theM^IDTE^logR^oaC^rerI^egA^isteL^redtrA^adeN^maD^rksofI^InN^tegrD^ateU^dDS^eviT^ceTR^ecI^hnA^oloL^gy,InT^c.TE^heM^SynP^cFE^IFOR^isaA^reT^gistU^ereR^dtraE^demaR^rkoA^fInN^tegG^rateE^dDS^{eviceTechnology,Inc.}

OCTOBER 2008

DSC-2655/5

12 3 4 5 6 7...14

中文翻译

下载PDF

与72231L25PFGI相关器件

型号	品牌	获取价格	描述	数据表
72231L25PFGI8	IDT	获取价格	CMOS SyncFIFO
72231L25PFI9	IDT	获取价格	FIFO, 2KX9, 15ns, Synchronous, CMOS, PQFP32, TQFP-32
72231L25PFISCDS-W	IDT	获取价格	FIFO, 2KX9, 15ns, Synchronous, CMOS, PQFP32
72231L35JSCDS-W	IDT	获取价格	FIFO, 2KX9, 20ns, Synchronous, CMOS, PQCC32
7-2232263-2	TE	获取价格	THIS DRAWING IS A CONTROLLED DOCUMENT.
7-2232263-3	TE	获取价格	THIS DRAWING IS A CONTROLLED DOCUMENT.
7-2232263-4	TE	获取价格	THIS DRAWING IS A CONTROLLED DOCUMENT.
7-2232263-7	TE	获取价格	THIS DRAWING IS A CONTROLLED DOCUMENT.
7-2232264-3	TE	获取价格	THIS DRAWING IS A CONTROLLED DOCUMENT.
7-2232264-4	TE	获取价格	THIS DRAWING IS A CONTROLLED DOCUMENT.

与72231L25PFGI相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

22
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

23
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

46
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

54

产品中心

服务支持

精选活动

关于我们

帮助中心

72231L25PFGI

72231L25PFGI 技术参数

72231L25PFGI 数据手册

与72231L25PFGI相关器件

与72231L25PFGI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

72231L25PFGI

72231L25PFGI 技术参数

72231L25PFGI 数据手册

与72231L25PFGI相关器件

与72231L25PFGI相关文章

您还可以找

您在本页遇到什么问题？