5秒后页面跳转
72201L10JG8 PDF预览

72201L10JG8

更新时间: 2024-11-24 00:44:55
品牌 Logo 应用领域
艾迪悌 - IDT 时钟先进先出芯片内存集成电路
页数 文件大小 规格书
14页 291K
描述
CMOS SyncFIFO

72201L10JG8 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:PLCC
包装说明:QCCJ, LDCC32,.5X.6针数:32
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.2
最长访问时间:6.5 ns最大时钟频率 (fCLK):100 MHz
周期时间:10 nsJESD-30 代码:R-PQCC-J32
JESD-609代码:e3长度:13.97 mm
内存密度:2304 bit内存集成电路类型:OTHER FIFO
内存宽度:9湿度敏感等级:1
功能数量:1端子数量:32
字数:256 words字数代码:256
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:256X9
可输出:YES封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC32,.5X.6
封装形状:RECTANGULAR封装形式:CHIP CARRIER
并行/串行:PARALLEL峰值回流温度(摄氏度):260
电源:5 V认证状态:Not Qualified
座面最大高度:3.55 mm最大待机电流:0.005 A
子类别:FIFOs最大压摆率:0.035 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Matte Tin (Sn) - annealed端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:11.43 mm
Base Number Matches:1

72201L10JG8 数据手册

 浏览型号72201L10JG8的Datasheet PDF文件第2页浏览型号72201L10JG8的Datasheet PDF文件第3页浏览型号72201L10JG8的Datasheet PDF文件第4页浏览型号72201L10JG8的Datasheet PDF文件第5页浏览型号72201L10JG8的Datasheet PDF文件第6页浏览型号72201L10JG8的Datasheet PDF文件第7页 
CMOSSyncFIFO™  
64 x 9, 256 x 9, 512 x 9,  
1,024 x 9, 2,048 x 9,  
4,096 x 9 and 8,192 x 9  
IDT72421,IDT72201  
IDT72211,IDT72221  
IDT72231,IDT72241  
IDT72251  
FEATURES:  
DESCRIPTION:  
64 x 9-bit organization (IDT72421)  
The IDT72421/72201/72211/72221/72231/72241/72251 SyncFIFO™  
256 x 9-bit organization (IDT72201)  
512 x 9-bit organization (IDT72211)  
1,024 x 9-bit organization (IDT72221)  
2,048 x 9-bit organization (IDT72231)  
4,096 x 9-bit organization (IDT72241)  
8,192 x 9-bit organization (IDT72251)  
10 ns read/write cycle time  
Read and Write Clocks can be independent  
Dual-Ported zero fall-through time architecture  
Empty and Full Flags signal FIFO status  
Programmable Almost-Empty and Almost-Full flags can be set  
to any depth  
are very high-speed, low-power First-In, First-Out (FIFO) memories with  
clocked read and write controls. These devices have a 64, 256, 512, 1,024,  
2,048,4,096,and8,192x9-bitmemoryarray,respectively. TheseFIFOsare  
applicableforawidevarietyofdatabufferingneedssuchasgraphics,localarea  
networksandinterprocessorcommunication.  
TheseFIFOshave9-bitinputandoutputports.Theinputportiscontrolled  
byafree-runningclock(WCLK),andtwowriteenablepins(WEN1,WEN2).  
Data is written into the Synchronous FIFO on every rising clock edge when  
thewriteenablepinsareasserted.Theoutputportiscontrolledbyanotherclock  
pin (RCLK) and two read enable pins (REN1, REN2). The Read Clock can  
betiedtotheWriteClockforsingleclockoperationorthetwoclockscanrun  
asynchronousofoneanotherfordual-clockoperation.Anoutputenablepin  
(OE) is provided on the read port for three-state control of the output.  
TheSynchronousFIFOshavetwofixedflags,Empty(EF)andFull(FF).  
Twoprogrammableflags, Almost-Empty(PAE)andAlmost-Full(PAF), are  
provided for improved system control. The programmable flags default to  
Empty+7andFull-7forPAEandPAF,respectively.Theprogrammableflag  
offsetloadingiscontrolledbyasimplestatemachineandisinitiatedbyasserting  
Programmable Almost-Empty and Almost-Full flags default to  
Empty+7, and Full-7, respectively  
Output enable puts output data bus in high-impedance state  
Advanced submicron CMOS technology  
Available in the 32-pin plastic leaded chip carrier (PLCC) and  
32-pin Thin Quad Flat Pack (TQFP)  
For through-hole product please see the IDT72420/72200/72210/ the load pin (LD).  
72220/72230/72240 data sheet  
TheseFIFOsarefabricatedusinghigh-speedsubmicronCMOStechnology.  
Industrial temperature range (–40°C to +85°C) is available  
Green parts available, see ordering information  
FUNCTIONAL BLOCK DIAGRAM  
D0 - D8  
WCLK  
WEN1  
WEN2  
LD  
OFFSET REGISTER  
INPUT REGISTER  
EF  
FLAG  
LOGIC  
WRITE CONTROL  
LOGIC  
PAE  
PAF  
FF  
RAM ARRAY  
64 x 9, 256 x 9,  
512 x 9, 1,024 x 9,  
2,048 x 9, 4,096 x 9,  
8,192 x 9  
WRITE POINTER  
READ POINTER  
READ CONTROL  
LOGIC  
OUTPUT REGISTER  
RESET LOGIC  
RCLK  
REN1  
REN2  
RS  
2655 drw01  
OE  
Q0 - Q8  
CIDTOandMtheMIDTElogRoaCrerIegAisteLredtrAadeNmaDrksofIInNtegrDateUdDSeviTceTRecIhnAoloLgy,InTc.TEheMSynPcFEIFORisaAreTgistUereRdtraEdemaRrkoAfInNtegGrateEdDSeviceTechnology,Inc.  
AUGUST 2013  
1
2013 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  
DSC-2655/6  
©

72201L10JG8 替代型号

型号 品牌 替代类型 描述 数据表
72201L10J8 IDT

完全替代

PLCC-32, Reel
72201L10JG IDT

完全替代

CMOS SyncFIFO

与72201L10JG8相关器件

型号 品牌 获取价格 描述 数据表
72201L10JGI IDT

获取价格

CMOS SyncFIFO
72201L10JGI8 IDT

获取价格

CMOS SyncFIFO
72201L10JSCDS-W IDT

获取价格

FIFO, 256X9, 6.5ns, Synchronous, CMOS, PQCC32
72201L10PF IDT

获取价格

TQFP-32, Tray
72201L10PFG IDT

获取价格

CMOS SyncFIFO
72201L10PFG8 IDT

获取价格

CMOS SyncFIFO
72201L10PFGI IDT

获取价格

CMOS SyncFIFO
72201L10PFGI8 IDT

获取价格

CMOS SyncFIFO
72201L15J IDT

获取价格

PLCC-32, Tube
72201L15J8 IDT

获取价格

PLCC-32, Reel